- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377496 > Intel387 sx (Intel Corp.) SX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器) PDF資料下載
參數(shù)資料
| 型號： | Intel387 sx |
| 廠商： | Intel Corp. |
| 英文描述： | SX Math Coprocessor(32位數(shù)學(xué)協(xié)處理器) |
| 中文描述： | 山西數(shù)學(xué)協(xié)處理器（32位數(shù)學(xué)協(xié)處理器） |
| 文件頁數(shù)： | 16/47頁 |
| 文件大小： | 443K |
| 代理商： | INTEL387 SX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
Intel387
TM
SX MATH COPROCESSOR
3.2.3 DATA REGISTER
Intel387 SX Math CoProcessor data register set
consists of eight registers (R0–R7) which are treat-
ed as both a stack and a general register file. Each
of these data registers in the Math CoProcessor is
80 bits wide and is divided into fields corresponding
to the Math CoProcessor’s extended-precision real
data type, which is used for internal calculations.
The Math CoProcessor register set can be accessed
either as a stack, with instructions operating on the
top one or two stack elements, or as individually ad-
dressable registers. The TOP field in the status word
identifies the current top-of-stack register. A ‘‘push’’
operation decrements TOP by one and loads a value
into the new top register. A ‘‘store and pop’’ opera-
tion stores the value from the current top register
into memory and then increments TOP by one. The
Math CoProcessor register stack grows ‘‘down’’
toward lower-addressed registers.
Most of the Intel387 SX Math CoProcessor opera-
tions use the register stack as the operand(s) and/or
as a place to store the result. Instructions may ad-
dress the data register either implicitly or explicitly.
Many instructions operate on the register at the top
of the stack. These instructions implicitly address
the register at which TOP points. Other instructions
allow the programmer to explicitly specify which reg-
ister to use. Explicit register addressing is also rela-
tive to TOP (where ST denotes the current stack top
and ST(i) refers to the i’th register from the ST in the
stack so the real register address in computed as
ST
a
i).
3.2.4 TAG WORD (TW) REGISTER
The tag word marks the content of each numeric
data register, as Figure 3-4 shows. Each two-bit tag
represents one of the eight data register. The princi-
pal function of the tag word is to optimize the Math
CoProcessor’s performance and stack handling by
making it possible to distinguish between empty and
non-empty register locations. It also enables excep-
tion handlers to identify special values (e.g. NaNs or
denormals) in the contents of a stack location with-
out the need to perform complex decoding of the
actual data.
3.2.5 INSTRUCTION AND DATA POINTERS
Because the Math CoProcessor operates in parallel
with the CPU, any exceptions detected by the Math
CoProcessor may be reported after the CPU has ex-
ecuted the ESC instruction which caused it. To allow
identification
of
the
numeric
caused the exception, the Intel386 Microprocessor
contains registers that aid in diagnosis. These regis-
ters supply the address of the failing instruction and
the address of its numeric memory operand (if ap-
propriate).
instruction
which
The instruction and data pointers are provided for
user-written exception handlers. These registers are
located in the CPU, but appear to be located in the
Math CoProcessor because they are accessed by
the ESC instructions FLDENV, FSTENV, FSAVE,
and FRSTOR; which transfer the values between
the registers and memory. Whenever the CPU exe-
cutes a new ESC instruction (except administrative
instructions), it saves the address of the instruction
(including any prefixes that may be present), the ad-
dress of the operand (if present) and the opcode.
The instruction and data pointers appear in one of
four formats depending on the operating mode of
the CPU (protected mode or real-address mode)
and depending on the operand size attribute in ef-
fect (32-bit operand or 16-bit operand). (See Figures
3-5, 3-6, 3-7, and 3-8.) Note that the value of the
data pointer isundefined if the prior ESC instruction
did not have a memory operand.
15
0
TAG (7)
TAG (6)
TAG (5)
TAG (4)
TAG (3)
TAG (2)
TAG (1)
TAG (0)
NOTE:
The index i of tag(i) is not top-relative. A program typically uses the ‘‘top’’ field of Status Word to determine which tag(i)
field refers to logical top of stack.
TAG VALUES:
00
e
Valid
01
e
Zero
10
e
QNaN, SNaN, Infinity, Denormal and Unsupported Formats
11
e
Empty
Figure 3-4. Tag Word Register
16
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| INTEL486 GX | Emedded Ultra-Low Power INTEL486 GX Processor(嵌入式超低能量處理器) |
| INTEL486 SX | Emedded Ultra-Low Power INTEL486 SX Processor(嵌入式超低能量處理器) |
| INTEL82801 | 82801AB (ICH0) I/O Controller Hub |
| INTEL82802AB | Firmware Hub (FWH) |
| INTELDX2 | High-Performance 32-Bit Embedded Processor(高性能32位嵌入式處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTEL387TMDX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel387TM DX MATH COPROCESSOR |
| INTEL740 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Graphics (GUI) Accelerator |
| INTEL82801 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82801AB (ICH0) I/O Controller Hub |
| INTEL82802AB | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Firmware Hub (FWH) |
| INTELLIGENT CHARGER + 4AA | 制造商:Energizer 功能描述:Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。