參數(shù)資料
型號: IBM25PPC970FX6UB267ET
元件分類: 微控制器/微處理器
英文描述: 64-BIT, 1800 MHz, RISC PROCESSOR, CBGA576
封裝: 25 X 25 MM, 1 MM PITCH, CERAMIC, BGA-576
文件頁數(shù): 53/78頁
文件大?。?/td> 3524K
代理商: IBM25PPC970FX6UB267ET
Datasheet
PowerPC 970FX RISC Microprocessor
Version 2.5
March 26, 2007
Dimensions and Physical Signal Assignments
Page 57 of 78
INT_B
AB19
Low
Input
KVPRBGND
T2
GND
Test Points
KVPRBVDD
R2
VDD
Test Points
LSSDMODE
AB5
High
Input
LSSD_SCAN_ENABLE
U19
High
Input
LSSD_STOP_ENABLE
AD11
High
Input
LSSD_STOPC2_ENABLE
AD8
High
Input
LSSD_STOPC2STAR_ENABLE
AD7
High
Input
MCP_B
AD18
Low
Input
PLL_LOCK
T20
High
Output
PLL_MULT
AA8
Input
PLL_RANGE(1:0)
AA9, AB7
Input
PLLTEST
W22
High
Input
PLLTESTOUT
T19
Output
PROCID(0:2)
L19, M19, M18
Input
PSRO_ENABLE
V5
PSRO0
V23
Output
PSYNC
AA10
Input
PSYNC_OUT
AD14
Output
PULSE_SEL(0:2)
AC9, AB11, AC10
Input
QACK_B
V21
Low
Input
QREQ_B
AB12
Low
Output
Table 4-2. Pinout Listing for the CBGA Package (Page 3 of 5)
Signal Name
Pin Number
Active
I/O
PI/PO5
Notes
Notes:
1. These are test signals for factory use only and must be pulled up to OVDD for normal system operation.
2. These pins are reserved for potential future use.
3. TCK must be tied high or low for normal system operation. If used, TDI, TMS, and TRST_B must be pulled up to OVDD .
4. These are test signals for factory use only and must be pulled down with a 10 k
Ω resistor to GND for normal system operation.
5. I = Input, O = Output, PI = Processor Interface Input, PO = Processor Interface Output. For additional information, see the Pow-
erPC 970FX RISC Microprocessor Users Manual.
6. These pins can be used to measure on-chip voltage drop and noise. They should be connected to a backside probe point immedi-
ately behind the module. They should not be connected to GND and VDD planes.
7. PSRO_ENABLE, Z_OUT, Z_SENSE, SPARE_GND, and SPARE2 must be tied to GND for correct operation.
8. CKTERM_DIS high disables SYSCLK termination.
9. If GPULDBG = ‘1’ during HRESET transition from low to high: Run power-on reset (POR) in debug mode and stop after each POR
instruction.
If GPULDBG = ‘0’ during HRESET transition from low to high: Run POR once in automatic mode without stopping after each POR
instruction.
Toggling GPULDBG from ‘1’ to ‘0’ later will finish POR debug mode and continue without stopping after each instruction.
10. The PLL_MULT and PLL_RANGE bits can be overwritten by Joint Test Action Group (JTAG) commands, and the BUS_CFG bits
can be changed by scan communication (SCOM) commands during the POR sequence. See the PowerPC 970FX Power On
Reset Application Note for more details.
相關(guān)PDF資料
PDF描述
IBM25PPC970MP7TR21AFT 64-BIT, 1600 MHz, RISC PROCESSOR, CBGA575
IBM26BL486DX2-V66QP 32-BIT, 66 MHz, MICROPROCESSOR, PQFP208
IBM26BL486DX2-V80QP 32-BIT, 80 MHz, MICROPROCESSOR, PQFP208
IBM26BL486DX2-V50GP 32-BIT, 50 MHz, MICROPROCESSOR, CPGA168
IBM26BL486DX2-V50QP 32-BIT, 50 MHz, MICROPROCESSOR, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM25PPC970FX6UB429RT 制造商:IBM Microelectronics 功能描述:MPU 970FX RISC 64BIT 90NM 1.5V 576CBGA - Trays 制造商:IBM 功能描述:IBM IBM25PPC970FX6UB429RT Co-Processors
IBM25PPC970GX7TR01-ET 制造商:IBM 功能描述:ANTARES GX DD1.0X 1.2GHZ POWER OPTIMIZED - Trays
IBM25PPC970GX7TR05-ET 制造商:IBM 功能描述:ANTARES GX DD1.0X 1.4GHZ POWER OPTIMIZED - Trays
IBM25PPC970GX7TR20-ET 制造商:IBM Microelectronics 功能描述:ANTARES GX DD1.0X 1.6GHZ POWER OPTIMIZED - Trays
IBM25PPC970GX7TR23-ET 制造商:IBM 功能描述:ANTARES GX DD1.0X 1.6GHZ PERFORMANCE OPTIMIZED - Trays