- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67684 > IBM25PPC970FX6UB267ET 64-BIT, 1800 MHz, RISC PROCESSOR, CBGA576 PDF資料下載
參數(shù)資料
| 型號： | IBM25PPC970FX6UB267ET |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 64-BIT, 1800 MHz, RISC PROCESSOR, CBGA576 |
| 封裝： | 25 X 25 MM, 1 MM PITCH, CERAMIC, BGA-576 |
| 文件頁數(shù)： | 20/78頁 |
| 文件大?。?/td> | 3524K |
| 代理商： | IBM25PPC970FX6UB267ET |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
Datasheet
PowerPC 970FX RISC Microprocessor
Version 2.5
March 26, 2007
Electrical and Thermal Characteristics
Page 27 of 78
To determine the processor clock, multiply the SYSCLK frequency by one of the following values:
12 for PLL_MULT = ‘0’
8 for PLL_MULT = ‘1’
For more information about the PLL configuration, see Table 5-2 PowerPC 970FX RISC Microprocessor PLL
3
SYSCLK and SYSCLK input low voltage
-0.3
—
V
4
Differential crossing-point voltage
0.4
× OVDD
0.6
× OVDD
5
Differential voltage
0.385
1.6
V
—
PLL lock time
—
800
μSec
—
Duty cycle
40%
60%
—
Figure 3-1. Clock Differential HSTL Signal
Notes:
The legend for this figure is provided by callout number in Table 3-8 on page 26.
Table 3-8. Clock ac Timing Specifications (Page 2 of 2)
Callout
Number
Characteristic
Value
Unit
Notes
Minimum
Maximum
Notes:
1. Important: Processor frequency is determined by the PLL_MULT and SYSCLK input frequencies. PLL_RANGE(1:0) must be set
to the correct values for the expected processor frequency. Consult Table 5-2. PowerPC 970FX RISC Microprocessor PLL Config-
uration on page 64 for the allowable frequency range for these pins.
2. PowerPC 970FX minimum processor frequency will be determined by characterization. The minimum frequency is an estimation.
3. The rise and fall times for the SYSCLK inputs are measured from 0.4 to 1.0 V.
4. Important: The data in this table is based on simulation and might be revised after hardware characterization.
5. For a timing diagram, see Figure 3-1 on page 27.
6. Guaranteed by design and not tested.
7. The differential voltage is the minimum peak-to-peak voltage on both the SYSCLK and SYSCLK pins (similar to what is measured
with single-ended oscilloscope probes).
SYSCLK
3
4
5
2
1
相關PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC970MP7TR21AFT | 64-BIT, 1600 MHz, RISC PROCESSOR, CBGA575 |
| IBM26BL486DX2-V66QP | 32-BIT, 66 MHz, MICROPROCESSOR, PQFP208 |
| IBM26BL486DX2-V80QP | 32-BIT, 80 MHz, MICROPROCESSOR, PQFP208 |
| IBM26BL486DX2-V50GP | 32-BIT, 50 MHz, MICROPROCESSOR, CPGA168 |
| IBM26BL486DX2-V50QP | 32-BIT, 50 MHz, MICROPROCESSOR, PQFP208 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC970FX6UB429RT | 制造商:IBM Microelectronics 功能描述:MPU 970FX RISC 64BIT 90NM 1.5V 576CBGA - Trays 制造商:IBM 功能描述:IBM IBM25PPC970FX6UB429RT Co-Processors |
| IBM25PPC970GX7TR01-ET | 制造商:IBM 功能描述:ANTARES GX DD1.0X 1.2GHZ POWER OPTIMIZED - Trays |
| IBM25PPC970GX7TR05-ET | 制造商:IBM 功能描述:ANTARES GX DD1.0X 1.4GHZ POWER OPTIMIZED - Trays |
| IBM25PPC970GX7TR20-ET | 制造商:IBM Microelectronics 功能描述:ANTARES GX DD1.0X 1.6GHZ POWER OPTIMIZED - Trays |
| IBM25PPC970GX7TR23-ET | 制造商:IBM 功能描述:ANTARES GX DD1.0X 1.6GHZ PERFORMANCE OPTIMIZED - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。