- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67684 > IBM25PPC970FX6UB267ET 64-BIT, 1800 MHz, RISC PROCESSOR, CBGA576 PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM25PPC970FX6UB267ET |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 64-BIT, 1800 MHz, RISC PROCESSOR, CBGA576 |
| 封裝： | 25 X 25 MM, 1 MM PITCH, CERAMIC, BGA-576 |
| 文件頁(yè)數(shù)： | 36/78頁(yè) |
| 文件大?。?/td> | 3524K |
| 代理商： | IBM25PPC970FX6UB267ET |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)當(dāng)前第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)
Datasheet
PowerPC 970FX RISC Microprocessor
Version 2.5
March 26, 2007
Electrical and Thermal Characteristics
Page 41 of 78
3.10 I2C and JTAG
3.10.1 I2C Bus Timing Information
The PowerPC 970FX I2C bus is limited to a speed of 50 kHz for the standard-mode timing specification and
does not support the high-speed (Hs-mode) or fast-mode timing.
The PowerPC 970FX I2C pins are limited to OVDD voltages. Level shifting or pullups or both might be
required to interface to higher voltage devices. See The I2C-bus specification for recommendations on level
shifting and pullups.
Note: To avoid problems in determining the correct pull-up resistor value, wiring level-shifted
PowerPC 970FX I2C bus pins together with non-PowerPC 970FX parts in a system is discouraged. Each
PowerPC 970FX should have its own private level shifter.
3.10.2 IEEE 1149.1 ac Timing Specifications
Table 3-24 provides the IEEE 1149.1 JTAG ac timing specifications as defined in Figure 3-10 on page 42 and
Figure 3-11 on page 43. The five JTAG signals are listed here:
TDI (test data in)
TDO (test data out)
TMS (test mode select)
TCK (test clock)
TRST (test reset)
Note: The following recommendations address some of the PowerPC 970FX’s nonstandard IEEE ac timing
implementations:
See Section 3.10.3 I2C and JTAG Considerations on page 43 to determine pullups and pulldowns for
configuration of TCK, TDI, and TMS.
JTAG scan chains should not be daisy chained in systems using multiple PowerPC 970FX’s in multipro-
cessor configurations if I2C is supported. The JTAG scan chains should be connected in parallel (all TCKs
tied together, all TDIs tied together, and so forth) and use separate TMS inputs to select each 970 pro-
cessor for JTAG access.
JTAG operations require that the core clock be operating normally with the PLL in bypass mode. CLKIN
and CLKIN must receive at least 16 pulses for TCK down level and 16 pulses for TCK up level.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25PPC970MP7TR21AFT | 64-BIT, 1600 MHz, RISC PROCESSOR, CBGA575 |
| IBM26BL486DX2-V66QP | 32-BIT, 66 MHz, MICROPROCESSOR, PQFP208 |
| IBM26BL486DX2-V80QP | 32-BIT, 80 MHz, MICROPROCESSOR, PQFP208 |
| IBM26BL486DX2-V50GP | 32-BIT, 50 MHz, MICROPROCESSOR, CPGA168 |
| IBM26BL486DX2-V50QP | 32-BIT, 50 MHz, MICROPROCESSOR, PQFP208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25PPC970FX6UB429RT | 制造商:IBM Microelectronics 功能描述:MPU 970FX RISC 64BIT 90NM 1.5V 576CBGA - Trays 制造商:IBM 功能描述:IBM IBM25PPC970FX6UB429RT Co-Processors |
| IBM25PPC970GX7TR01-ET | 制造商:IBM 功能描述:ANTARES GX DD1.0X 1.2GHZ POWER OPTIMIZED - Trays |
| IBM25PPC970GX7TR05-ET | 制造商:IBM 功能描述:ANTARES GX DD1.0X 1.4GHZ POWER OPTIMIZED - Trays |
| IBM25PPC970GX7TR20-ET | 制造商:IBM Microelectronics 功能描述:ANTARES GX DD1.0X 1.6GHZ POWER OPTIMIZED - Trays |
| IBM25PPC970GX7TR23-ET | 制造商:IBM 功能描述:ANTARES GX DD1.0X 1.6GHZ PERFORMANCE OPTIMIZED - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。