Datasheet
v
Intel
IXP1250 Network Processor
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Pinout Diagram....................................................................................................26
64-Bit Bidirectional IX Bus, 1-2 MAC Mode.........................................................53
64-Bit Bidirectional IX Bus, 1-2 MAC Mode, FastPort Device.............................54
64-Bit Bidirectional IX Bus, 3+ MAC Mode..........................................................56
32-Bit Unidirectional IX Bus, 1-2 MAC Mode ......................................................59
32-bit Unidirectional IX Bus, 3+ MAC Mode (3-4 MACs Supported)...................61
Typical IXP1250 Heatsink Application.................................................................70
PXTAL Clock Input..............................................................................................73
PCI Clock Signal AC Parameter Measurements.................................................74
PCI Bus Signals ..................................................................................................75
RESET_IN_L Timing Diagram ............................................................................77
IEEE 1149.1/Boundary-Scan General Timing.....................................................79
IEEE 1149.1/Boundary-Scan Tri-State Timing....................................................80
FCLK Signal AC Parameter Measurements........................................................81
IX Bus Signals Timing.........................................................................................82
64-Bit Bidirectional IX Bus Timing, 1-2 MAC Mode, Consecutive Receive and
Transmit, No EOP ...............................................................................................84
64-Bit Bidirectional IX Bus Timing - Consecutive Receive and Transmit, No
EOP.....................................................................................................................85
64-Bit Bidirectional IX Bus Timing - Consecutive Receive and Transmit, EOP
on 8th Data Return with Status ...........................................................................86
64-Bit Bidirectional IX Bus Timing - Consecutive Receive and Transmit, EOP
on 7th Data Return with Status ...........................................................................87
64-Bit Bidirectional IX Bus Timing - Consecutive Receive and Transmit, EOP
on 6th Data Return with Status ...........................................................................88
64-Bit Bidirectional IX Bus Timing - Consecutive Receive and Transmit, EOP
on 5th Data Return with Status ...........................................................................89
64-Bit Bidirectional IX Bus Timing - Consecutive Receive and Transmit, EOP
on 4th Data Return with Status ...........................................................................90
64-Bit Bidirectional IX Bus Timing - Consecutive Receive and Transmit, EOP
on 1st through 3rd Data Return with Status (3rd Data Return Shown)...............91
64-Bit Bidirectional IX Bus Timing - Consecutive Receives, EOP on 1st Data
Return, No Status................................................................................................92
64-Bit Bidirectional IX Bus Timing - Consecutive Receives, No EOP.................93
64-Bit Bidirectional IX Bus Timing - Consecutive Receives, EOP on 8th Data
Return with Status...............................................................................................94
64-Bit Bidirectional IX Bus Timing - Consecutive Receives, EOP on 7th Data
Return with Status...............................................................................................95
64-Bit Bidirectional IX Bus Timing - Consecutive Receives, EOP on 6th Data
Return with Status...............................................................................................96
64-Bit Bidirectional IX Bus Timing - Consecutive Receives, EOP, Two
Element Transfer with Status..............................................................................97
64-Bit Bidirectional IX Bus Timing - Consecutive Receives, Fetch-9, No EOP...98
64-Bit Bidirectional IX Bus Timing - Consecutive Transmits, EOP......................99
64-Bit Bidirectional IX Bus Timing - Consecutive Transmits with Prepend,
EOP...................................................................................................................100
32-Bit Unidirectional IX Bus Timing - Consecutive Receives, No EOP.............101
32-Bit Unidirectional IX Bus Timing - Consecutive Receives, EOP on 16th
Data Return with Status ....................................................................................102
32-Bit Unidirectional IX Bus Timing - Consecutive Receives, EOP on 15th
Data Return with Status ....................................................................................103
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40