參數(shù)資料
型號(hào)： GCIXF1002EDT
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁數(shù)： 80/128頁
文件大?。?/td> 1262K
代理商： GCIXF1002EDT
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
80
Datasheet
6.4
MAC Transmit Operation
This section describes the transmit operation in detail, as supported by the IXF1002. Transmit
activities are registered into the network management registers, which are accessible through the
CPU port.
6.4.1
Transmit Initiation
After the transmit FIFO is adequately filled up to the programmed threshold level
(TX_TSHD<TSD>), or after there is a full frame loaded into the transmit FIFO, the IXF1002 starts
to encapsulate the frame. The transmit encapsulation is performed by the transmit controller, which
delays the actual transmission of the data onto the network until it has been idle for a minimum
interpacket gap (IPG) time.
6.4.2
Inter Packet Gap
Actual transmission of the data onto the network occurs 96-bit time period (by default) after the
completion of the last transmission. The interpacket gap time can be changed through the
IPG_VAL register. In accordance with the standard, the IXF1002 begins to measure the IPG in
full-duplex mode from TEN deassertion.
6.4.3
Frame Encapsulation
The transmit data frame encapsulation stream includes the appending of the 56 preamble bits and the
8 bits of SFD to the basic frame beginning, and the FCS to the basic frame end. The basic frame
loaded from the bus includes the destination address field, the source address field, the type/length
field, and the data field. If the data field length is shorter than 46 bytes and pad appending is not
disabled (TX_RX_PARAM<PADD> or TX_RX_PARAM<CRCD>), the IXF1002 pads the basic
frame with the pattern 00 for up to 46 bytes. At the end of the frame, the IXF1002 appends the FCS
field if CRC appending is not disabled (TX_RX_PARAM<CRCD>). If the txasis signal is asserted at
the beginning of the packet load, the IXF1002 ignores the programmed mode and transmits the frame
without the padding and the FCS field.
In the GMII mode, the transmit enable signal (ten{i}) is asserted together with the first preamble
byte transmission and is deasserted with the last CRC byte transmission.
6.4.4
Terminating Transmission
A specific frame transmission is terminated under any of the following conditions:
Normal
The frame has been transmitted successfully. After the last byte is serialized, the pad and CRC
are optionally appended and transmitted, thus concluding frame transmission.
CRC error
The txerr signal was asserted during packet loading. The IXF1002 infects the CRC it is
building and sends a bad CRC onto the network. A transmit error will be generated as well
(terr assertion in GMII mode, or symbol error in GPCS mode).
相關(guān)PDF資料
PDF描述
GCIXF440AC Controller Miscellaneous - Datasheet Reference
GCIXF440ACT Controller Miscellaneous - Datasheet Reference
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
GCIXP1250-232 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXF1012EC.A3-884560 功能描述:IC ETHERNET MAC 12PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND
GCIXF1012ECA3 制造商:Cortina Systems Inc 功能描述: 制造商:Intel 功能描述:
GCIXF1024EC.A3-884561 功能描述:IC ETHERNET MAC 24PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
GCIXF18104EE-B0 制造商:Cortina Systems Inc 功能描述:
GCIXF18201ECB1 制造商:Intel 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*