參數(shù)資料
型號： GCIXF1002EDT
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù)： 57/128頁
文件大?。?/td> 1262K
代理商： GCIXF1002EDT
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
Datasheet
57
3.3.2
Network Statistic Counters Access Rules
The network statistic counters access rules are as follows:
The counters can be accessed with a base address equal to 100H or 200H. Accessing the
counters with the 100H base address causes them to reset. Accessing them with the 200H will
not reset the counter.
When the CPU data bus is in 16 bit mode, access to network statistic counters should be done
only with even numbered addresses.
The counters must be read from the lower to the upper bytes, in consecutive accesses.
The statistic counters are not writable.
Note:
When a counter reaches its highest possible value, it will continue to count from zero, and the
corresponding counter overflow status bit will be set.
Note:
Receive statistic counters are updated even if the receive FIFO overflows.
Note:
All the byte counters take CRC bytes into account, but exclude the framing bits in the packets.
3.4
Access Sequences
This section describes the initialization, mode change, and interrupt handling sequences for the
IXF1002.
3.4.1
Initialization Sequence
Each IXF1002 port must be initialized according to the following sequence:
1. Disable the port and reset it by writing a value of 07h to the port control register (PORT_CTR)
and then writing 00h to clear the reset.
2. Initialize the port by writing to the relevant configuration registers.
3. Enable port operation by writing a value of 18h to the port control register (PORT_CTR).
3.4.2
Mode Change Sequence
In order to change the IXF1002 working mode without impacting packet transfer, the following
sequence must be used:
1. Disable the port by writing a value of 00h to the port control register (PORT_CTR).
2. Wait until the port enters the stop state. The stop state entry may generate an interrupt if
enabled, and is reported by the stop bit in the interrupt status register (INT_STT<STOP>).
3. Change the configuration register values.
4. Enable port operation by writing a value of 18h to the port control register (PORT_CTR).
Note:
The port mode register (PORT_MODE) can be updated only by using the initialization sequence.
相關(guān)PDF資料
PDF描述
GCIXF440AC Controller Miscellaneous - Datasheet Reference
GCIXF440ACT Controller Miscellaneous - Datasheet Reference
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
GCIXP1250-232 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXF1012EC.A3-884560 功能描述:IC ETHERNET MAC 12PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND
GCIXF1012ECA3 制造商:Cortina Systems Inc 功能描述: 制造商:Intel 功能描述:
GCIXF1024EC.A3-884561 功能描述:IC ETHERNET MAC 24PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
GCIXF18104EE-B0 制造商:Cortina Systems Inc 功能描述:
GCIXF18201ECB1 制造商:Intel 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*