參數(shù)資料
型號(hào)： GCIXF1002EDT
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁(yè)數(shù)： 7/128頁(yè)
文件大?。?/td> 1262K
代理商： GCIXF1002EDT
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Datasheet
vii
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
Block Diagram......................................................................................................9
Full-64 IX Bus Mode............................................................................................60
Narrow IX Bus Mode...........................................................................................60
Split IX Bus Mode................................................................................................60
Little Endian, Full-64 Bus Mode (BEND=0, FIFMD=01)......................................61
Little Endian, Split Bus Mode (BEND=0, FIFMD=10)..........................................61
Little Endian, Narrow Bus Mode (BEND=0, FIFMD=00).....................................61
Big Endian, Full-64 Bus Mode (BEND=1, FIFMD=01)........................................61
Big Endian, Split Bus Mode (BEND=0, FIFMD=10)............................................61
Big Endian, Narrow Bus Mode (BEND=1, FIFMD=00)........................................61
VLAN Tagged MAC Frame Format.....................................................................63
VLAN Tag Append ..............................................................................................65
VLAN Tag Strip ...................................................................................................65
VLAN Tag Replace..............................................................................................66
Transmit Flow Diagram .......................................................................................67
Receive Flow Diagram ........................................................................................72
MAC Frame Format.............................................................................................79
Transmit Start-of-Packet Timing..........................................................................87
Transmit End-of-Packet Timing...........................................................................88
Transmit Packet Timing in Split Mode.................................................................88
Transmit packet with VLAN Tag Append Timing.................................................89
Transmit packet with VLAN Tag Strip Timing......................................................90
Transmit packet with VLAN Tag Replace Timing................................................91
VLAN Tag Append in Two txsel_l Bursts Timing.................................................92
VLAN Tag Replace in Two txsel_l Bursts Timing................................................93
Transmit FIFO Control Timing.............................................................................93
Transmit txrdy Timing..........................................................................................94
Receive Start-of-Packet Timing...........................................................................94
Receive End-of-Packet Timing............................................................................95
Receive Packet Timing in Split Mode..................................................................96
Receive rxfail Timing...........................................................................................97
Receive rxabt Timing...........................................................................................98
Receive rxkep Timing..........................................................................................99
Receive Header Replay Timing.........................................................................100
Receive FIFO Control Timing............................................................................100
Receive rxrdy Timing.........................................................................................101
Consecutive Transmit-Transmit Timing.............................................................101
Consecutive Transmit-Receive Timing..............................................................102
Consecutive Receive-Transmit Timing..............................................................102
Consecutive Receive-Receive Timing...............................................................103
Packet Transmission Timing.............................................................................103
Packet Reception Timing ..................................................................................104
False Carrier Timing..........................................................................................104
IX Bus Clock Timing Diagram ...........................................................................106
IX Bus Signals Timing Diagram.........................................................................108
CPU Port Read Timing Diagram.......................................................................109
CPU Port Write Timing Diagram .......................................................................110
GMII Clock Timing Diagram ..............................................................................111
GPCS Transmit Clock Timing Diagram.............................................................111
相關(guān)PDF資料
PDF描述
GCIXF440AC Controller Miscellaneous - Datasheet Reference
GCIXF440ACT Controller Miscellaneous - Datasheet Reference
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
GCIXP1250-232 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXF1012EC.A3-884560 功能描述:IC ETHERNET MAC 12PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND
GCIXF1012ECA3 制造商:Cortina Systems Inc 功能描述: 制造商:Intel 功能描述:
GCIXF1024EC.A3-884561 功能描述:IC ETHERNET MAC 24PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
GCIXF18104EE-B0 制造商:Cortina Systems Inc 功能描述:
GCIXF18201ECB1 制造商:Intel 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*