參數(shù)資料
型號(hào): GCIXF1002EDT
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁數(shù): 15/128頁
文件大小: 1262K
代理商: GCIXF1002EDT
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
Datasheet
15
txrdy_{i}
O
Transmit FIFO ready.
Indicates whether there is enough available space in the transmit FIFO to load
data according to the programmable threshold value. Following transmission
stop due to an error, the txrdy signal remains deasserted until the transmit error
status is read.
Receive FIFO ready.
Indicates whether there is enough available data in the receive FIFO to be stored
according to the programmable threshold value or if the end of the transferred
packet is in the FIFO. The rxrdy signal may also be programmed to assert when
the packet header is in the FIFO. rxrdy can also be asserted to report packet
discard from the receive FIFO due to an error together with the rxfail signal.
rxrdy_{i}
O
GMII / GPCS Interface
NOTE:
The following pins have various functions according to the port mode: GMII or GPCS. For a detailed
description, turn to
Section 6.0
.
tclk
I
125 MHz clock for reference.
GMII mode: 125 MHz Transmit clock.
GPCS mode: 125 MHz Transmit clock.
GMII mode: Byte transmit data.
GPCS mode: Eight low bits of the encoded transmit data.
GMII mode: Transmit enable signal.
GPCS mode: The ninth bit of the encoded transmit data.
GMII mode: Transmit error signal.
GPCS mode: The tenth bit of the encoded transmit data.
GMII mode: Receive recovered 125 MHz clock.
GPCS mode: The 62.5 MHz recovered receive byte clock. Used to latch odd
numbered bytes of the receive data.
GMII mode: Not in use, should be connected to a pull up resistor.
GPCS mode: The 62.5 MHz recovered receive byte clock. Used to latch even
numbered bytes of the receive data.
GMII mode: Byte receive data.
GPCS mode: Eight low bits of the encoded received data.
GMII mode: Receive enable signal.
GPCS mode: The ninth bit of the encoded received data.
GMII mode: Receive error signal.
GPCS mode: The tenth bit of the encoded received data.
GMII mode: Not in use, should be connected to a pull up resistor.
GPCS mode: Signal detect. Indicates whether the PHY has detected an input
signal at the serial input. If this signal is not driven into the IXF1002,
PORT_MODE<SDDIS> bit should be set.
GMII mode: Not in use, should be connected to a pull up resistor.
GPCS mode: Link indication.
When asserted, indicates link up. Meaning the synchronization process and the
Auto-Negotiation process were completed and the device is ready to transmit or
receive data.
GMII mode: Not in use, should be connected to a pull up resistor.
GPCS mode: Activity indication.
When asserted, indicates that data is being transmitted or received.
gtxclk_{i}/pmatclk_{i}
O
txd_{i}<7:0>
O
ten{i}/txd{i}<8>
O
terr{i}/txd{i}<9>
O
rclk_{i}
I
pmarclk_{i}
I
rxd_{i}<7:0>
I
dv{i}/rxd{i}<8>
I
rerr{i}/rxd{i}<9>
I
sd_{i}
I
lnk_{i}
O
act_{i}
O
Table 2. Signal Descriptions (Sheet 5 of 6)
Signal Name
I/O
Pin Description
相關(guān)PDF資料
PDF描述
GCIXF440AC Controller Miscellaneous - Datasheet Reference
GCIXF440ACT Controller Miscellaneous - Datasheet Reference
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
GCIXP1250-232 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXF1012EC.A3-884560 功能描述:IC ETHERNET MAC 12PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C,串行,SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN(4x4) 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND
GCIXF1012ECA3 制造商:Cortina Systems Inc 功能描述: 制造商:Intel 功能描述:
GCIXF1024EC.A3-884561 功能描述:IC ETHERNET MAC 24PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
GCIXF18104EE-B0 制造商:Cortina Systems Inc 功能描述:
GCIXF18201ECB1 制造商:Intel 功能描述: