參數(shù)資料
型號(hào): FUSION878A
廠商: CONEXANT SYSTEMS
元件分類: 顏色信號(hào)轉(zhuǎn)換
英文描述: COLOR SIGNAL DECODER, PQFP128
封裝: PLASTIC, QFP-128
文件頁(yè)數(shù): 79/180頁(yè)
文件大小: 2067K
代理商: FUSION878A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)當(dāng)前第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)
Fusion 878A
1.0 Product Overview
PCI Video Decoder
1.2 Detailed Features
100600B
Conexant
1-5
1.2.5 Video DMA Channels
The Fusion 878A enables separate destinations for the odd and even fields, each
controlled by a pixel RISC instruction list. This instruction list is created by the
Fusion 878A device driver and placed in the host memory. The instructions
control the transfer of pixels to target memory locations on a byte resolution
basis. Complex clipping can be accomplished by the instruction list, blocking the
generation of PCI bus cycles for pixels that are not to be seen on the display.
The DMA channels can be programmed on a field basis to deliver the video
data in packed or planar format. In packed mode, YCrCb data is stored in a single
continuous block of memory. In planar mode, the YCrCb data is separated into
three streams which are burst to different target memory blocks. Having the video
data in planar format is useful for applications where the data compression is
accomplished via software and the CPU.
1.2.6 Audio DMA Channels
The audio channel delivers 8-bit or 16-bit digital samples of a digital
frequency-multiplexed analog signal to system memory in packets of DWORDs.
A RISC program controls the audio DMA Program Initiator. The flow of audio
data and audio RISC instructions is completely independent and asynchronous to
the flow of video data and video RISC instructions.
Since the audio data path operates in continuous transfer mode (no sync gaps),
both the analog and the digital audio inputs can be used for other data capture
applications. The analog input offers 360 kHz usable BW at 8 effective bits or 100
kHz usable BW at 12 effective bits. The digital input offers up to 20 Mbps for the
parallel mode and 40 Mbps for the serial mode.
The audio DMA channel controller is similar to the video DMA controller in
that it supports packed mode RISC instructions. It also only interfaces to one
35 x 36 FIFO and its associated 6-bit DWORD counter.
The audio PCI initiator is identical to the video PCI initiator; they have the
same DMA controller interface and the same support for interrupts and
configuration space. Since the video and audio initiators are independent, each
can handle retries without inhibiting the other. Thus, the audio function can
initiate transfers to the host bridge even when a GFX target is retrying the video
function.
The audio PCI target is similar to the video PCI target with respect to
interrupts, configuration space, memory-mapped registers, and parity error
checking. The main difference in audio is that all of the memory-mapped
registers remain within the PCI clock and 32-bit interface domain. There is no
register interface to the audio clock domain. Thus, this target never issues a
disconnect or a retry.
1.2.7 Data Transport Engine
The Fusion 878A data transport engine operates in instruction mode. Video data
and audio data are delivered over the PCI bus under independent control.
相關(guān)PDF資料
PDF描述
FVXO-HC53BR-FREQ VCXO, CLOCK, 0.75 MHz - 250 MHz, HCMOS OUTPUT
FVXO-HC72BR-FREQ VCXO, CLOCK, 0.75 MHz - 180 MHz, HCMOS OUTPUT
FVXO-HC73B-FREQ VCXO, CLOCK, 0.75 MHz - 250 MHz, HCMOS OUTPUT
FVXO-LC52BR-FREQ VCXO, CLOCK, 0.75 MHz - 1000 MHz, LVDS OUTPUT
FVXO-LC72BR-FREQ VCXO, CLOCK, 0.75 MHz - 1000 MHz, LVDS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FUSZ03 制造商:Honeywell Sensing and Control 功能描述:
FUTURE 1AA PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述:
FUTURE 2AA PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述:
FUTURE 2C PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述:
FUTURE 3D PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述: