參數(shù)資料
型號: FUSION878A
廠商: CONEXANT SYSTEMS
元件分類: 顏色信號轉(zhuǎn)換
英文描述: COLOR SIGNAL DECODER, PQFP128
封裝: PLASTIC, QFP-128
文件頁數(shù): 145/180頁
文件大?。?/td> 2067K
代理商: FUSION878A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁當(dāng)前第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁
Fusion 878A
2.0 Functional Description
PCI Video Decoder
2.12 DMA Controller
100600B
Conexant
2-43
WRITEC cannot be used to begin a new line; i.e., this instruction cannot have the
SOL bit set.
WRITE123, WRITE1S23, and SKIP123 control the processing of active pixel
data stored in the FIFOs. These three instructions alone control the sequence of
planar mode data written to target memory on a byte resolution basis. The
WRITE1S23 instruction supports further decimation of chroma on a line basis.
For each of these instructions, the same number of bytes will be processed from
FIFO2 and FIFO3.
The JUMP instruction is useful for repeating the same even/odd program for
every frame, or for switching to a new program when the sequence needs to be
changed without interrupting the pixel flow.
The SYNC instruction is used to synchronize the RISC program and the pixel
data stream. The DMA controller achieves this by using the status bits in
DWORD0 of the SYNC instruction and matching them to the four FIFO status
bits provided along with the pixel data. Once the DMA controller has matched the
status bits between the FIFO and the RISC instruction, it proceeds with outputting
data. Prior to establishing synchronization, the DMA controller reads and
discards the FIFO data.
Opcodes 0000 and 1111 are reserved to detect instruction errors. If these
opcodes or the other unused opcodes are detected, an interrupt will be set. The
DMA controller will stop processing until the RISC program is re-enabled. This
also applies to SYNC instructions specifying unused or reserved status codes.
Detecting RISC instruction errors is useful for detecting software errors in
programming, or ensuring that the DMA controller is following a valid RISC
sequence. In other words, it ensures that the program counter is not pointing to the
wrong location.
All unused/reserved bits in the instruction DWORDs must be set to 0.
2.12.4 Complex Clipping
When writing video data directly into on-screen display memory, it is necessary
to be able to clip the video image before it is put onto the PCI bus. The Fusion
878A supports complex clipping of the video image for those applications which
require the displayed video picture to be occluded by graphics objects such as a
pull-down menu, an overlaying graphics window, etc. Typically, a target graphics
frame buffer controller cannot provide overlay control for the video pixel data
stream when it is provided by a PCI bus master peripheral to the graphics PCI
host interface.
The Fusion 878A implements clipping by blocking the video image as it is
being put onto the PCI bus in the areas where graphics are to be displayed, that is,
where graphics objects are “overlaying” the video image. The Fusion 878A cuts
out portions of the video image so that it can “inlay” or fit around the displayed
graphics objects
A clip list is provided through the graphics system DirectDRAW InterfaceTM
provider to the Fusion 878A device driver software. This indicates the areas of the
display where the video image is to be occluded. The Fusion 878A driver
software interprets the clip list and generates a RISC program that blocks writing
video pixels that are to be occluded, as illustrated in Figure 2-22.
相關(guān)PDF資料
PDF描述
FVXO-HC53BR-FREQ VCXO, CLOCK, 0.75 MHz - 250 MHz, HCMOS OUTPUT
FVXO-HC72BR-FREQ VCXO, CLOCK, 0.75 MHz - 180 MHz, HCMOS OUTPUT
FVXO-HC73B-FREQ VCXO, CLOCK, 0.75 MHz - 250 MHz, HCMOS OUTPUT
FVXO-LC52BR-FREQ VCXO, CLOCK, 0.75 MHz - 1000 MHz, LVDS OUTPUT
FVXO-LC72BR-FREQ VCXO, CLOCK, 0.75 MHz - 1000 MHz, LVDS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FUSZ03 制造商:Honeywell Sensing and Control 功能描述:
FUTURE 1AA PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述:
FUTURE 2AA PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述:
FUTURE 2C PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述:
FUTURE 3D PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述: