參數(shù)資料
型號: FUSION878A
廠商: CONEXANT SYSTEMS
元件分類: 顏色信號轉(zhuǎn)換
英文描述: COLOR SIGNAL DECODER, PQFP128
封裝: PLASTIC, QFP-128
文件頁數(shù): 32/180頁
文件大?。?/td> 2067K
代理商: FUSION878A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁
Fusion 878A
5.0 Control Register Definitions-Function 0
PCI Video Decoder
5.3 Local Registers (Memory Mapped)
100600B
Conexant
5-9
0x000Device Status Register (DSTATUS)
Upon reset DSTATUS is initialized to 0x00. COF is the LSB. The COF and LOF status bits hold their values
until reset to their default values. The other six bits do not hold their values, but continually output the status.
Bits
Type
Default
Name
Description
[7]
RW
0
PRES
Video Present Status. Video is determined as not present when an input sync is
not detected in 31 consecutive line periods.
0 = Video not present.
1 = Video present.
[6]
RW
0
HLOC
Device in H-lock. If HSYNC is found within
±1 clock cycle of the expected
position of HSYNC for 32 consecutive lines, this bit is set to a logical 1. Once it
is set, if HSYNC is not found within
±1 clock cycle of the expected position of
HSYNC for 32 consecutive lines, this bit is set to a logical 0. Writes to this bit are
ignored.
This bit indicates the stability of the incoming video. While it is an indicator
of horizontal locking, some video sources will characteristically vary from line to
line by more than one clock cycle so this bit will never be set.
0 = Device not in H-lock.
1 = Device in H-lock.
[5]
RW
0
FIELD
Field Status. This bit reflects whether an odd or even field is being decoded.
0 = Odd field.
1 = Even field.
[4]
RW
0
NUML
This bit identifies the number of lines found in the video stream. This bit is used
to determine the type of video input to the Fusion 878A. Before this status bit
will change, 32 consecutive fields with the same number of lines are required.
0 = 525 line format (NTSC/PAL-M).
1 = 625 line format (PAL/SECAM).
[3]
Reserved
[2]
RW
0
PLOCK
A logical 1 indicates the PLL is out of lock. Once software has initialized the PLL
to run at the desired frequency, this bit should be read and cleared until it is no
longer set (up to 100 ms). Then the clock input mode should be switched from
XTAL to PLL.
[1]
RW
0
LOF
Luma ADC Overflow. On power-up, this bit is set to 0. If an ADC overflow
occurs, the bit is set to a logical 1. It is reset after being written to or a chip reset
occurs.
[0]
RW
0
COF
Chroma ADC Overflow. On power-up, this bit is set to 0. If an ADC overflow
occurs, the bit is set to a logical 1. It is reset after being written to or a chip reset
occurs.
相關(guān)PDF資料
PDF描述
FVXO-HC53BR-FREQ VCXO, CLOCK, 0.75 MHz - 250 MHz, HCMOS OUTPUT
FVXO-HC72BR-FREQ VCXO, CLOCK, 0.75 MHz - 180 MHz, HCMOS OUTPUT
FVXO-HC73B-FREQ VCXO, CLOCK, 0.75 MHz - 250 MHz, HCMOS OUTPUT
FVXO-LC52BR-FREQ VCXO, CLOCK, 0.75 MHz - 1000 MHz, LVDS OUTPUT
FVXO-LC72BR-FREQ VCXO, CLOCK, 0.75 MHz - 1000 MHz, LVDS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FUSZ03 制造商:Honeywell Sensing and Control 功能描述:
FUTURE 1AA PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述:
FUTURE 2AA PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述:
FUTURE 2C PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述:
FUTURE 3D PLUS 制造商:Ansmann 功能描述: 制造商:ANSMANN AG 功能描述: