參數(shù)資料
型號(hào): E28F320J5-120
廠商: INTEL CORP
元件分類(lèi): PROM
英文描述: StrataFlash MEMORY TECHNOLOGY 32 AND 64 MBIT
中文描述: 2M X 16 FLASH 5V PROM, 150 ns, PDSO56
封裝: 14 X 20 MM, TSOP-56
文件頁(yè)數(shù): 26/51頁(yè)
文件大?。?/td> 651K
代理商: E28F320J5-120
28F320J5 and 28F640J5
32
Datasheet
0606_07
Figure 6. Write to Buffer Flowchart
Start
WriteWordor Byte
Count, Block Address
Write Buffer Data,
Start Address
X=0
X=X+1
Write Next Buffer Data,
Device Address
Abort Write to
Buffer Command?
Check
X=N?
Another Write to
Buffer?
Read Status Register
SR.7 =
Programming
Complete
Read Extended
Status Register
XSR.7 =
1
No
Yes
No
1
WritetoBuffer
Aborted
Yes
No
Yes
Full Status
Check if Desired
Program Buffer to Flash
Confirm D0H
Issue Write to Buffer
Command E8H, Block
Address
WritetoAnother
Block Address
Write to
Buffer Time-Out?
0
Set Time-Out
Issue Read
Status Command
Yes
Bus
Operation
Command
Comments
Write
WritetoBuffer
Data = E8H
Block Address
Read
XSR. 7 = Valid
Addr = Block Address
Standby
Check XSR. 7
1 = Write Buffer Available
0 = Write Buffer Not Available
Write
(Note 1, 2)
Data =N =Word/Byte Count
N = 0 Corresponds to Count = 1
Addr = Block Address
Write
(Note 3, 4)
Data = Write Buffer Data
Addr = Device Start Address
Write
(Note 5, 6)
Data = Write Buffer Data
Addr = Device Address
Write
Program Buffer
to Flash
Confirm
Data = D0H
Addr = Block Address
Read
(Note 7)
Status Register Data with the
Device Enabled, OE# Low
Updates SR
Addr = Block Address
Standby
Check SR.7
1 = WSM Ready
0=WSM Busy
1. Byte or word count values on DQ
0 -DQ7 are loaded into the
count register. Count ranges on this device for byte mode are N
= 00H to 1FH and for word mode are N = 0000H to 000FH.
2. The device now outputs the status register when read (XSR is
no longer available).
3. Write Buffer contents will be programmed at the device start
address or destination flash address.
4. Align the start address on a Write Buffer boundary for
maximum programming performance (i.e., A
4 -A0 of the start
address = 0).
5. The device aborts the Write to Buffer command if the current
address is outside of the original block address.
6. The status register indicates an "improper command
sequence" if the Write to Buffer command is aborted. Follow this
with a Clear Status Register command.
7. Toggling OE# (low to high to low) updates the status register.
This can be done in place of issuingthe Read Status Register
command.
Full status check can be done after all erase and write sequences
complete. Write FFH after the last operation to reset the device to
read array mode.
0
1
相關(guān)PDF資料
PDF描述
E28F400BX-B120 4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY
E28F400BX-B60 ACTUATOR, SWITCH, ROUND, MOMENTARY; Approval Bodies:BEAB, VDE, UL, CSA; Diameter, external:29mm; IP rating:65; Operations, mechanical No. of:1000000; Temp, op. max:85(degree C); Temp, op. min:-20(degree C) RoHS Compliant: Yes
E28F400BX-B80 4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY
E28F400BX-T120 4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY
E28F004BX-T120 OSC 5V SMT PLAS 14X9 CMOS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
E28F320J5A-120 制造商:Intel 功能描述:
E28F320S5-110 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY
E28F320S5-90 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY
E28F400B5B60 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT
E28F400B5B80 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述: