參數(shù)資料
型號(hào): CYP15G0403DXB
廠商: Cypress Semiconductor Corp.
英文描述: Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘,四熱連接II收發(fā)器)
中文描述: 獨(dú)立時(shí)鐘四路HOTLink II收發(fā)器(獨(dú)立時(shí)鐘,四熱連接二收發(fā)器)
文件頁數(shù): 5/43頁
文件大?。?/td> 744K
代理商: CYP15G0403DXB
CYV15G0403DXB
CYW15G0403DXB
CYP15G0403DXB
Document #: 38-02065 Rev. *E
Page 5 of 43
Pin Configuration (Top View)
WREN
ADDR[3:0]
DATA[7:0]
Device Configuration and Control Block Diagram
= Internal Signal
RXRATE[A..D]
SDASEL[2..1][A..D][1:0]
RXPLLPD[A..D]
TXRATE[A..D]
TXCKSEL[A..D]
PABRST[A..D]
FRAMCHAR[A..D]
DECMODE[A..D]
RFEN[A..D]
RXCKSEL[A..D]
DECBYP[A..D]
RFMODE[A..D][1:0]
RXBIST[A..D]
TXBIST[A..D]
OE[2..1][A..D]
ENCBYP[A..D]
GLEN[11..0]
FGLEN[2..0]
Device Configuration
and Control Interface
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
A
IN
C1–
OUT
C1–
IN
C2–
OUT
C2–
V
CC
IN
D1–
OUT
D1–
GND
IN
D2–
OUT
D2–
IN
A1–
OUT
A1–
GND
IN
A2–
OUT
A2–
V
CC
IN
B1–
OUT
B1–
IN
B2–
OUT
B2–
B
IN
C1+
OUT
C1+
IN
C2+
OUT
C2+
V
CC
IN
D1+
OUT
D1+
GND
IN
D2+
OUT
D2+
IN
A1+
OUT
A1+
GND
IN
A2+
OUT
A2+
V
CC
IN
B1+
OUT
B1+
IN
B2+
OUT
B2+
C
TDI
TMS
INSELC INSELB
V
CC
ULCD
ULCC
GND
DATA
[7]
DATA
[5]
DATA
[3]
DATA
[1]
GND
NC
SPD
SELD
V
CC
LDTD
EN
TRST
LPEND
TDO
D
TCLK
RESET INSELD INSELA
V
CC
ULCA
SPD
SELC
GND
DATA
[6]
DATA
[4]
DATA
[2]
DATA
[0]
GND
LPENB
ULCB
V
CC
LPENA LTEN1
SCAN
EN2
V
CC
TMEN3
E
F
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
RX
DC[6]
TX
DC[7]
GND
RX
DC[7]
TX
DC[0]
TX
DC[4]
GND
NC
NC
RX
STB[1]
LP
ENC
GND
TX
CLKOB
SPD
SELA
GND
RX
STB[0]
RX
DB[1]
GND
G
WREN
GND
TX
DC[1]
GND
SPD
SELB
GND
H
J
TX
CTC[1]
RX
DC[2]
TX
DC[5]
REF
CLKC–
TX
DC[2]
TX
CTC[0]
TX
DC[3]
TX
CLKC
RX
STB[2]
RX
DB[3]
RX
DB[0]
RX
DB[4]
RX
DB[5]
RX
DB[7]
RX
DB[2]
K
LFIB
L
RX
DC[3]
RX
DC[4]
GND
REF
CLKC+
RX
DC[5]
GND
LFIC
TX
DC[6]
TX
GND
RX
DB[6]
REF
CLKB+
GND
RX
CLKB+
REF
CLKB–
GND
RX
CLKB–
TX
ERRB
GND
TX
DB[6]
TX
CLKB
GND
M
NC
N
P
GND
RX
DC[1]
RX
STC[2]
V
CC
RX
DC[0]
TX
CLKOC
V
CC
RX
STC[0]
RX
CLKC+
V
CC
RX
STC[1]
RX
CLKC–
V
CC
TX
DB[5]
TX
DB[1]
V
CC
TX
DB[4]
TX
DB[0]
V
CC
TX
DB[3]
TX
CTB[1]
V
CC
TX
DB[2]
TX
DB[7]
V
CC
R
T
U
TX
DD[0]
TX
DD[1]
TX
DD[2]
TX
CTD[1]
V
CC
RX
DD[2]
RX
DD[1]
GND
TX
CTA[1]
ADDR
[0]
REF
CLKD–
TX
DA[1]
GND
TX
DA[4]
TX
CTA[0]
V
CC
RX
DA[2]
TX
CTB[0]
RX
STA[2]
RX
STA[1]
V
TX
DD[3]
TX
DD[4]
TX
CTD[0]
RX
DD[6]
V
CC
RX
DD[3]
RX
STD[0]
GND
RX
STD[2]
ADDR
[2]
REF
CLKD+
TX
CLKOA
GND
TX
DA[3]
TX
DA[7]
V
CC
RX
DA[7]
RX
DA[3]
RX
DA[0]
RX
STA[0]
W
TX
DD[5]
TX
DD[7]
LFID
RX
CLKD–
V
CC
RX
DD[4]
RX
STD[1]
GND
ADDR
[3]
ADDR
[1]
RX
CLKA+
TX
ERRA
GND
TX
DA[2]
TX
DA[6]
V
CC
LFIA
REF
CLKA+
RX
DA[4]
RX
DA[1]
Y
TX
DD[6]
TX
CLKD
RX
DD[7]
RX
CLKD+
V
CC
RX
DD[5]
RX
DD[0]
GND
TX
CLKOD
NC
TX
CLKA
RX
CLKA–
GND
TX
DA[0]
TX
DA[5]
V
CC
TX
ERRD
REF
CLKA–
RX
DA[6]
RX
DA[5]
相關(guān)PDF資料
PDF描述
CYV15G0403DXB Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘,四熱連接II收發(fā)器)
CYW15G0403DXB Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘,四熱連接II收發(fā)器)
CYRF69103 Programmable Radio on Chip Low Power
CYRF69213 Programmable Radio on Chip Low Power
CYRF69213-40LFXC Programmable Radio on Chip Low Power
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYP15G0403DXB_07 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II⑩ Transceiver
CYP15G0403DXB_09 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver
CYP15G0403DXB_11 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver Single 3.3V supply
CYP15G0403DXB-BGC 功能描述:電信線路管理 IC Quad Indep Channel XCVR COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYP15G0403DXB-BGI 功能描述:電信線路管理 IC Quad Indep Channel XCVR IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray