參數(shù)資料
型號(hào)： CYP15G0403DXB
廠(chǎng)商： Cypress Semiconductor Corp.
英文描述： Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器)
中文描述： 獨(dú)立時(shí)鐘四路HOTLink II收發(fā)器（獨(dú)立時(shí)鐘，四熱連接二收發(fā)器）
文件頁(yè)數(shù)： 28/43頁(yè)
文件大小： 744K
代理商： CYP15G0403DXB
CYV15G0403DXB
CYW15G0403DXB
CYP15G0403DXB
Document #: 38-02065 Rev. *E
Page 28 of 43
t
TREFDS
Transmit Data Set-up Time to
REFCLKx - Full Rate
(TXRATEx = 0, TXCKSELx
=
1)
Transmit Data Set-up Time to
REFCLKx - Half Rate
(TXRATEx = 1, TXCKSELx
=
1)
Transmit Data Hold Time from REFCLKx - Full Rate
(TXRATEx = 0, TXCKSELx
=
1)
Transmit Data Hold Time from REFCLKx - Half Rate
(TXRATEx = 1, TXCKSELx
=
1)
Receive Data Access Time to
REFCLKx (RXCKSELx
=
1)
Receive Data Valid Time Window (RXCKSELx
=
1)
Received Data Valid Time to RXCLK when RXCKSELx
=
1
(TXRATEx = 0, RXRATEx = 0)
Received Data Valid Time to RXCLK when RXCKSELx
=
1
(TXRATEx = 0, RXRATEx = 1)
Received Data Valid Time to RXCLK when RXCKSELx
=
1
(TXRATEx = 1)
Received Data Valid Time from RXCLK when RXCKSELx
=
1
(TXRATEx = 0, RXRATEx = 0)
Received Data Valid Time from RXCLK when RXCKSELx
=
1
(TXRATEx = 0, RXRATEx = 1)
Received Data Valid Time from RXCLK when RXCKSELx
=
1
(TXRATEx = 1)
REFCLKx Frequency Referenced to Received Clock Period
CYP(V)(W)15G0403DXB Bus Configuration Write Timing Characteristics
Over the Operating Range
t
DATAH
Bus Configuration Data Hold
t
DATAS
Bus Configuration Data Set-up
t
WRENP
Bus Configuration WREN Pulse Width
CYP(V)(W)15G0403DXB JTAG Test Clock Characteristics
Over the Operating Range
f
TCLK
JTAG Test Clock Frequency
t
TCLK
JTAG Test Clock Period
CYP(V)(W)15G0403DXB Device RESET Characteristics
Over the Operating Range
t
RST
Device RESET Pulse Width
CYP(V)(W)15G0403DXB Transmit Serial Outputs and TX PLL Characteristics
Over the Operating Range
Parameter
Description
t
B
Bit Time
t
RISE[20]
CML Output Rise Time 20
80% (CML Test Load)
2.4
ns
2.3
ns
t
TREFDH
1.0
ns
1.6
ns
t
RREFDA
t
RREFDW
t
REFxDV–
9.7
[28]
ns
ns
ns
10UI – 5.8
10UI
[25]
– 6.16
5UI – 2.53
[29]
ns
10UI – 5.86
[29]
ns
t
REFxDV+
1.4
ns
5UI
– 1.83
[29]
ns
1.0
[29]
ns
t
REFRX[30]
–0.15
+0.15
%
0
10
10
ns
ns
ns
20
MHz
ns
50
30
ns
Condition
Min.
5128
60
100
180
Max.
666
270
500
1000
Unit
ps
ps
ps
ps
SPDSELx = HIGH
SPDSELx = MID
SPDSELx =LOW
Notes:
28. Since this timing parameter is greater than the minimum time period of REFCLK it sets an upper limit to the frequency in which REFCLKx can be used to clock
the receive data out of the output register. For predictable timing, users can use this parameter only if REFCLK period is greater than sum of t
and set-
up time of the upstream device. When this condition is not true, RXCLKx± (a buffered or divided version of REFCLK when RXCKSELx = 1) could be used to
clock the receive data out of the device.
29. Measured using a 50% duty cycle reference clock.
30. REFCLKx has no phase or frequency relationship with the recovered clock and only acts as a centering reference to reduce clock synchronization time.
REFCLKx must be within ±1500 ppm (±0.15%) of the remote transmitter’s PLL reference (REFCLKx) frequency. Although transmitting to a HOTLink II receiver
channel necessitates the frequency difference between the transmitter and receiver reference clocks to be within ±1500 ppm, the stability of the crystal needs
to be within the limits specified by the appropriate standard when transmitting to a remote receiver that is compliant to that standard. For example, to be IEEE
802.3z Gigabit Ethernet compliant, the frequency stability of the crystal needs to be within ±100 ppm.l.
CYP(V)(W)15G0403DXB AC Electrical Characteristics
(continued)
Parameter
Description
Min.
Max
Unit
相關(guān)PDF資料
PDF描述
CYV15G0403DXB Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器)
CYW15G0403DXB Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器)
CYRF69103 Programmable Radio on Chip Low Power
CYRF69213 Programmable Radio on Chip Low Power
CYRF69213-40LFXC Programmable Radio on Chip Low Power
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYP15G0403DXB_07 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II⑩ Transceiver
CYP15G0403DXB_09 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver
CYP15G0403DXB_11 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver Single 3.3V supply
CYP15G0403DXB-BGC 功能描述:電信線(xiàn)路管理 IC Quad Indep Channel XCVR COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
CYP15G0403DXB-BGI 功能描述:電信線(xiàn)路管理 IC Quad Indep Channel XCVR IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*