- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄380224 > CYP15G0403DXB (Cypress Semiconductor Corp.) Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | CYP15G0403DXB |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器) |
| 中文描述： | 獨(dú)立時(shí)鐘四路HOTLink II收發(fā)器（獨(dú)立時(shí)鐘，四熱連接二收發(fā)器） |
| 文件頁(yè)數(shù)： | 10/43頁(yè) |
| 文件大?。?/td> | 744K |
| 代理商： | CYP15G0403DXB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)
CYV15G0403DXB
CYW15G0403DXB
CYP15G0403DXB
Document #: 38-02065 Rev. *E
Page 10 of 43
ADDR[3:0]
LVTTL input
asynchronous,
internal pull-up
Control Addressing Bus
. The ADDR[3:0] bus is the input address bus used to
configure the device. The WREN input writes the values of the DATA[7:0] bus into the
latch specified by the address location on the ADDR[3:0] bus.
[5]
Table 9
lists the
configuration latches within the device, and the initialization value of the latches upon
the assertion of RESET.
Table 10
shows how the latches are mapped in the device.
DATA[7:0]
LVTTL input
asynchronous,
internal pull-up
Control Data Bus
. The DATA[7:0] bus is the input data bus used to configure the
device. The WREN input writes the values of the DATA[7:0] bus into the latch
specified by address location on the ADDR[3:0] bus.
[5 ]
Table 9
lists the configuration
latches within the device, and the initialization value of the latches upon the assertion
of RESET.
Table 10
shows how the latches are mapped in the device.
Internal Device Configuration Latches
RFMODE[A..D][1:0] Internal Latch
[6]
FRAMCHAR[A..D] Internal Latch
[6]
Internal Latch
[6]
Internal Latch
[6]
Internal Latch
[6]
Internal Latch
[6]
SDASEL[A..D][1:0] Internal Latch
[6]
Internal Latch
[6]
Internal Latch
[6]
Internal Latch
[6]
Internal Latch
[6]
Internal Latch
[6]
Internal Latch
[6]
Internal Latch
[6]
Internal Latch
[6]
Internal Latch
[6]
Internal Latch
[6]
Internal Latch
[6]
Internal Latch
[6]
Reframe Mode Select
.
Framing Character Select
.
DECMODE[A..D]
Receiver Decoder Mode Select
.
DECBYP[A..D]
Receiver Decoder Bypass
.
RXCKSEL[A..D]
Receive Clock Select
.
RXRATE[A..D]
Receive Clock Rate Select
.
Signal Detect Amplitude Select
.
ENCBYP[A..D]
Transmit Encoder Bypassed
.
TXCKSEL[A..D]
Transmit Clock Select
.
TXRATE[A..D]
Transmit PLL Clock Rate Select
.
RFEN[A..D]
Reframe Enable
.
RXPLLPD[A..D]
Receive Channel Power Control
.
RXBIST[A..D]
Receive Bist Disabled
.
TXBIST[A..D]
Transmit Bist Disabled
.
OE2[A..D]
Differential Serial Output Driver 2 Enable
.
OE1[A..D]
Differential Serial Output Driver 1 Enable
.
PABRST[A..D]
Transmit Clock Phase Alignment Buffer Reset
.
GLEN[11..0]
Global Latch Enable
.
FGLEN[2..0]
Force Global Latch Enable
.
Factory Test Modes
LTEN1
LVTTL input,
internal pull-down
Factory Test 1
. LTEN1 input is for factory testing only. This input may be left as a NO
CONNECT, or GND only.
SCANEN2
LVTTL input,
internal pull-down
Factory Test 2.
SCANEN2 input is for factory testing only. This input may be left as
a NO CONNECT, or GND only.
TMEN3
LVTTL input,
internal pull-down
Factory Test 3
. TMEN3 input is for factory testing only. This input may be left as a
NO CONNECT, or GND only.
Note:
6.
See
Device Configuration and Control Interface
for detailed information on the internal latches.
Pin Descriptions
(continued)
CYP(V)(W)15G0403DXB Quad HOTLink II Transceiver
Name
I/O Characteristics
Signal Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYV15G0403DXB | Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器) |
| CYW15G0403DXB | Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器) |
| CYRF69103 | Programmable Radio on Chip Low Power |
| CYRF69213 | Programmable Radio on Chip Low Power |
| CYRF69213-40LFXC | Programmable Radio on Chip Low Power |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYP15G0403DXB_07 | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II⑩ Transceiver |
| CYP15G0403DXB_09 | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver |
| CYP15G0403DXB_11 | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver Single 3.3V supply |
| CYP15G0403DXB-BGC | 功能描述:電信線路管理 IC Quad Indep Channel XCVR COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYP15G0403DXB-BGI | 功能描述:電信線路管理 IC Quad Indep Channel XCVR IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類(lèi)型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。