- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380224 > CYP15G0403DXB (Cypress Semiconductor Corp.) Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | CYP15G0403DXB |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器) |
| 中文描述： | 獨(dú)立時(shí)鐘四路HOTLink II收發(fā)器（獨(dú)立時(shí)鐘，四熱連接二收發(fā)器） |
| 文件頁(yè)數(shù)： | 43/43頁(yè) |
| 文件大小： | 744K |
| 代理商： | CYP15G0403DXB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)當(dāng)前第43頁(yè)
CYV15G0403DXB
CYW15G0403DXB
CYP15G0403DXB
Document #: 38-02065 Rev. *E
Page 43 of 43
Document History Page
Document Title: CYP(V)(W)15G0403DXB Independent Clock Quad HOTLink II Transceiver
Document Number: 38-02065
ISSUE
DATE
CHANGE
**
118422
09/24/02
LNM
*A
125289
04/04/03
CGX
REV.
ECN NO.
ORIG. OF
DESCRIPTION OF CHANGE
New Data Sheet
Revised entire data sheet
Redefined device
Provided AC timing information for TXERRx
Added additional information regarding the availability of half-rate
RXCLKx± when REFCLKx is a full-rate clock with RXCKSELx = 1
Added influence of ULCx input on LFIx status
Added influence of DECMODEx on decoder bypass
Revised the text for “Device Configuration and Control Interface” for
better clarity
Removed the timing parameter t
RREFDV
and added the timing
parameter t
RREFDW
instead. This change was done to provide a more
meaningful timing parameter
Revised t
RREFDA
from 9.5 ns to 9.7 ns
Added additional information to “Device Configuration Strategy”
Removed dependence of DECMODEx on decoder bypass.
Revised AC timing parameters (AC Electrical Characteristics) to
match final device characterization.
Expanded the CDR Range Controller’s permissible frequency offset
between incoming serial signalling rate and Reference clock from
±200-PPM to ±1500-PPM (changed parameter t
REFRX
).
Added CYW15G0403DXB part number for OBSAI RP3 compliance
to support operating data rate up to 1540 MBaud. Made changes to
reflect OBSAI RP3 and CPR compliance. Added Pb-Free Package
option for all parts listed in the datasheet.
Modified Timing Parameters
Changed MBd to MBaud in SPDSEL pin description
Revised setup and hold time parameters (t
TXDH
, t
TREFDS
, t
TREFDH
,
t
RXDv–
, t
RXDv+
,
t
RXDV+
,
t
REFxDV–
, t
REFxDV+
)
*B
128692
08/14/03
PDS
*C
234390
See ECN
PDS
*D
338721
See ECN
SUA
*E
384307
See ECN
AGT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYV15G0403DXB | Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器) |
| CYW15G0403DXB | Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器) |
| CYRF69103 | Programmable Radio on Chip Low Power |
| CYRF69213 | Programmable Radio on Chip Low Power |
| CYRF69213-40LFXC | Programmable Radio on Chip Low Power |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYP15G0403DXB_07 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II⑩ Transceiver |
| CYP15G0403DXB_09 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver |
| CYP15G0403DXB_11 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver Single 3.3V supply |
| CYP15G0403DXB-BGC | 功能描述:電信線路管理 IC Quad Indep Channel XCVR COM RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| CYP15G0403DXB-BGI | 功能描述:電信線路管理 IC Quad Indep Channel XCVR IND RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。