- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364674 > AMIS-53000-M Frequency Agile Transceiver PDF資料下載
參數(shù)資料
| 型號： | AMIS-53000-M |
| 英文描述： | Frequency Agile Transceiver |
| 中文描述： | 捷變頻收發(fā)器 |
| 文件頁數(shù)： | 84/99頁 |
| 文件大?。?/td> | 2638K |
| 代理商： | AMIS-53000-M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁當(dāng)前第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
AMIS-53000
Frequency Agile Transceiver
Data Sheet
7.2.2. AMIS-53000 in Slave Mode
The AMIS-53000 cannot be the slave for streaming data. The requirements of adding header information such as preamble or SOF
requires that the AMIS-53000 be in control of the data interface transfer. The receiver has similar requirements with removing the
header information.
As the slave for the data interface, the AMIS-53000 will simply issue an interrupt to the external host indicating data is available after a
data packet has been received.
For buffered transmit operation, the AMIS-53000 will issue an interrupt indicating it is ready to load the packet. After the packet is
received by the AMIS-53000, the transmitter is enabled, any packet formatting is done and the packet is sent.
7.2.3. Manchester Operation
Figure 47: Manchester Coded Data
If the Manchester option is selected in the data rate and format register, the AMIS-53000 will internally encode and decode both
transmit and receive data respectively. The format for the signal interface remains NRZ in this mode.
Table 100: Register Configuration Bits
7.2.4. Packet Framing
Three options bits located in the general options A register determine the method with which the transceiver will process packets: use
ID, length of packet (LOP) enable and cyclic redundancy check (CRC) enable. An additional bit in the TX config register enables the
buffered TX mode of operation.
General Options A
TX Config
SOF
Bit 7
Bit 6
Bit 5
Bit 3
Bit 2
All
Use
Comments
0
X
X
X
X
X
No ID
1
X
X
X
X
X
ID
X
X
0
X
X
X
No LOP
1
1
X
X
X
X
LOP/ID
The ID must be enabled with LOP for data alignment
X
No CRC
X
0
X
X
X
1
1
1
X
X
X
CRC/ID/LOP
X
1
X
1
X
X
Buffer/LOP
TX must have LOP enabled when using data buffering
X
X
X
0
X
X
No Buffer
X
X
X
X
0
X
Chip ID
X
X
X
X
1
X
Global ID
X
X
X
X
X
0x00
No SOF
X
X
X
X
All other
SOF
Certain configurations require SOF to detect ID byte
84
AMI Semiconductor
– Aug. 05, Rev. 1.0
www.amis.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AMIS-53050 | Frequency Agile Transceiver |
| AMIS-710650 | Color CIS Module Analog Video Output |
| AMIS-710650-A6 | Color CIS Module Analog Video Output |
| AMIS-710651 | Color CIS Module |
| AMIS-710651-A4 | Color CIS Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AMIS-53050 | 制造商:ON Semiconductor 功能描述:WIRELESS LOW POWER TRANSC - 300-960MHZ, XTRA LOW RX PW, LQFP - Trays 制造商:ON Semiconductor 功能描述:WIRELESS LOW POWER TRANSC - 300-960MHZ, XTRA LOW RX PW, LQFP - Tape and Reel 制造商:ON Semiconductor 功能描述:WIRELESS LP TRANSC - 300-960MHZ, SPI INTERFACE:GANG XC, LQFP - Trays 制造商:ON Semiconductor 功能描述:WIRELESS LP TRANSC - 300-960MHZ, SPI INTERFACE:GANG XC, LQFP - Tape and Reel |
| AMIS-53050-I/A | 制造商:AMI 制造商全稱:AMI 功能描述:Frequency Agile Transceiver |
| AMIS-53050-XTD | 功能描述:射頻收發(fā)器 AMIS-53050 WLESS TRNSCVR RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| AMIS-70020 | 制造商:ON Semiconductor 功能描述:POWER FAILURE ELAPSED TIME COUNTER, SOIC - Rail/Tube 制造商:ON Semiconductor 功能描述:POWER FAILURE ELAPSED TIME COUNTER, SOIC - Tape and Reel |
| AMIS-710200 | 制造商:AMI 制造商全稱:AMI 功能描述:200dpi CIS Module |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。