252
Registers
Chapter 7
AMD-756
Peripheral Bus Controller Data Sheet
22548B/0
—
August 1999
Preliminary Information
Power Management: Power Supply Control
I/O Mapped Offset 27h
–
26h
Bit
Name
Default
Description
Access
Type
RW
15
USB_RSM
0
USB Resume Event Interrupt Enable.
0 = Disabled 1 = Enabled
.
Ring Indicator Control.
This bit controls the RI# input pin used to trigger power plane control.
0 = (Disabled) PM00 +28h bit[RI_STS] does not affect the state of the PWRON# pin.
1 = Enables the PM00 +28h bit[RI_STS]-set-to-high event to be used as a trigger to set the PWRON#
output pin into the active state.
Sleep Button Override Disable.
0 = (Enabled) The power button override event from the SLPBTN# pin is enabled to place the
system into the SOFF mode.
1 = (Disabled) The power button override event from the SLPBTN# pin (holding SLPBTN# active
for four seconds) will not automatically transition the system into SOFF.
Sleep Button Control.
This bit enables the SLPBTN# input pin to trigger power plane control.
0 = (Disabled) The PM00 bit [SLPBTN_STS] does not affect the state of the PWRON# pin.
1 = (Enabled) The PM00 bit [SLPBTN_STS] set-to-high event can be used as a trigger to set the
PWRON# output pin into the active state.
Power Button Override Disable.
0 = (Enabled) The power button override event is enabled to place the system into the SOFF mode.
1 = (Disabled) The power button override event (holding PWRBTN# active for four seconds) will
not automatically transition the system into SOFF.
PME Control.
This bit enables the PME# input pin (PCI power management event) to trigger power plane control.
0 = (Disabled) PM00 +28h bit [PME_STS] does not affect the state of the PWRON# pin.
1 = (Enabled) The PM00 +28h bit [PME_STS]-set-to-high event can be used as a trigger to set the
PWRON# output pin into the active state.
Power Button Control (RW).
This bit enables the Power button used to trigger power plane control.
0 = (Disabled) The PM00 bit [PWRBTN_STS] does not affect the state of the PWRON# pin.
1 = (Enabled) The PM00 bit [PWRBTN_STS] set-to-high event can be used as a trigger to set the
PWRON# output pin into the active state.
Real Time Clock Alarm Power Control.
This bit enables the real time clock alarm used to trigger power plane control.
0 = (Disabled) The PM00 bit [RTC_STS] does not affect the state of the PWRON# pin.
1 = (Enabled)The PM00 bit [RTC_STS] set-to-high event can be used as a trigger to set the PWRON#
output pin into the active state.
Reserved .
Always reads 0.
Host Slave SMBus Address Match Control.
This bit enables the SMBus host-as-slave address match used to trigger power plane control.
0 = Disabled
1 = (Enabled) The SMBus host-as-slave address match event (PM00 +E0h bit [HSLV_STS]) can be
used as the trigger to set the PWRON# output pin into the active state.
14
RI_CTL
0
RW
13
SBOD
0
RW
12
SLPBTN_CTL 0
RW
11
PBOD
0
RW
10
PME_CTL
0
RW
9
PB_CTL
0
RW
8
RTC_PS_CTL 0
RW
7-4
0000
3
HSLV
0
RW