- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C971 (Advanced Micro Devices, Inc.) PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C971 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| 中文描述： | PCnet⑩快速單芯片全雙工10/100 Mbps以太網(wǎng)控制器，PCI總線 |
| 文件頁(yè)數(shù)： | 98/265頁(yè) |
| 文件大?。?/td> | 3190K |
| 代理商： | AM79C971 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)當(dāng)前第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)
98
Am79C971
circuitry will remain active even while the SLEEP pin is
driven LOW. All other sections of the device are shut
down except the LED0 pin, the only LED pin that con-
tinues to function, just as in normal operation. The
LNKSTE bit must be set in BCR4 to enable indication
of a good 10BASE-T link if there are link beat pulses or
valid frames present. Once the T-MAU has a good link,
LED0 will be active. This LED0 pin can be used to drive
an LED and/or external hardware that directly controls
the SLEEP pin of the Am79C971 controller. In the case
of driving external hardware, it can be used to tell an
external SLEEP control logic to drive the SLEEP pin
HIGH to bring the Am79C971 controller out of the
snooze mode. This configuration effectively wakes the
system when there is any activity on the 10BASE-T
link. Snooze mode can be used only if the T-MAU is the
selected network port. Link beat pulses are not trans-
mitted during snooze mode.
SLEEP must not be asserted while the Am79C971
controller is requesting the bus or while a bus cycle is
active. It is recommended to set the Am79C971 con-
troller into suspend mode (SPND (CSR5, bit 0) set to 1)
or to stop the device (STOP (CSR0, bit 2) set to 1) be-
fore asserting the SLEEP pin.
Before the sleep mode is invoked, the Am79C971 con-
troller will perform an internal S_RESET. This
S_RESET operation will not affect the values of the
BCR registers or the PCI configuration space.
S_RESET terminates all network activity abruptly. The
host can use the suspend mode (SPND, CSR5, bit 0)
to terminate all network activity in an orderly sequence
before issuing an S_RESET.
When coming out of the sleep mode, the Am79C971
controller can be programmed to generate an interrupt
and inform the driver about the wake-up. The
Am79C971 controller will set SLPINT (CSR5, bit 9),
when coming out of the sleep mode. INTA will be as-
serted, when the enable bit SLPINTE (CSR5, bit 8) is
set to 1. Note that the assertion of INTA due to SLPINT
is not dependent on the main interrupt enable bit INEA
(CSR0, bit 6), which will be cleared by the reset going
into the sleep mode.
The SLEEP pin should not be asserted during power
supply ramp-up. If it is desired that SLEEP be asserted
at power up time, then the system must delay the as-
sertion of SLEEP until three clock cycles after comple-
tion of a hardware reset operation.
Magic Packet Mode
Magic Packet mode is enabled by performing three
steps. First, the Am79C971 controller must be put into
suspend mode (see description of CSR5, bit 0), allow-
ing any current network activity to finish. Next, MP-
MODE (CSR5, bit 1) must be set to 1 if it has not been
set already. Finally, either SLEEP must be asserted
(hardware control) or MPEN (CSR5, bit 2) must be set
to 1 (software control). Note that FASTSPNDE (CSR7,
bit 15) has no meaning in Magic Packet mode.
In Magic Packet mode, the Am79C971 controller re-
mains fully powered up (all VDD and VDDB pins must
remain at their supply levels). The device will not gen-
erate any bus master transfers. No transmit operations
will be initiated on the network. The device will continue
to receive frames from the network, but all frames will
be automatically flushed from the receive FIFO. Slave
accesses to the Am79C971 controller are still possible.
The Magic Packet mode can be disabled at any time by
deasserting SLEEP or clearing MPEN.
A Magic Packet frame is a frame that is addressed to
the Am79C971 MAC and contains a data sequence in
its data field made up of 16 repetitions of the physical
addresses (PADR[47:0]). The Am79C971 controller will
search incoming frames until it finds a Magic Packet
frame. It starts scanning for the sequence after pro-
cessing the length field of the frame. The data se-
quence can begin anywhere in the data field of the
frame, but must be detected before the Am79C971
controller reaches the frame
’
s FCS field. Any deviation
of the incoming frame
’
s data sequence from the re-
quired physical address sequence, even by a single bit,
will prevent the detection of that frame as a Magic
Packet frame.
The Am79C971 controller supports two different
modes of address detection for a Magic Packet frame.
If MPPLBA (CSR5, bit 5) is at its default value of 0, the
Am79C971 controller will only detect a Magic Packet
frame if the destination address of the frame matches
the content of the physical address register (PADR). If
MPPLBA is set to 1, the destination address of the
Magic Packet frame can be unicast, multicast or broad-
cast. Note that the setting of MPPLBA only effects the
address detection of the Magic Packet frame. The
Magic Packet frame
’
s data sequence must be made up
of 16 repetitions of the physical addresses
(PADR[47:0]), regardless of what kind of destination
address it has.
When the Am79C971 controller detects a Magic
Packet frame, it sets MPINT (CSR5, bit 4) to 1. If INEA
(CSR0, bit 6) and MPINTE (CSR5, bit 3) are set to 1,
INTA will be asserted. The interrupt signal can be used
wake up the system. As an alternative, one of the four
LED pins can be programmed to indicated that a Magic
Packet frame has been received. MPSE (BCR4-7, bit
9) must be set to 1 and the RCVE (BCR4-7, bit 2) must
be set to 0 to enable that function. Note that the polarity
of the LED pin can be programmed to be active high by
setting LEDPOL (BCR4-7, bit 14) to 1.
Once a Magic Packet frame is detected, the
Am79C971 controller will discard the frame internally,
but will not resume normal transmit and receive opera-
tions until SLEEP is deasserted, or MPEN is cleared,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
| AM79C972BKCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BKIW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BVCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972 | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C971AKC | 制造商:Advanced Micro Devices 功能描述: |
| AM79C971AVC | 制造商:Advanced Micro Devices 功能描述:10/100 MBPS ETHERNET - Trays |
| AM79C971AVC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C971AVC\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C971AWW WAF | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。