參數(shù)資料
型號: AM79C971
廠商: Advanced Micro Devices, Inc.
英文描述: PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
中文描述: PCnet⑩快速單芯片全雙工10/100 Mbps以太網(wǎng)控制器,PCI總線
文件頁數(shù): 69/265頁
文件大?。?/td> 3190K
代理商: AM79C971
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁
Am79C971
69
T-MAU Loopback Modes
When T-MAU is the active network port there are four
modes of loopback operation: internal loopback with
and without MENDEC and two external loopback
modes.
When INTL and MENDECL are set to 1, internal loop-
back without MENDEC is selected. Data coming out of
the transmit FIFO is fed directly to the receive FIFO.
The T-MAU does not transmit any data to the network,
but it continues to send link pulses. All signals on the
receive inputs are ignored. LCAR (TMD2, bit 27) will al-
ways read zero, regardless of the link state. The pro-
gramming of TMAULOOP has no effect.
When INTL is set to 1 and MENDECL is cleared to 0,
internal loopback including the MENDEC is selected.
Data is routed from the transmit FIFO through the
MENDEC back to the receive FIFO. The T-MAU does
not transmit any data to the network, but it continues to
send link pulses. All signals on the receive inputs are
ignored. LCAR (TMD2, bit 27) will always read zero, re-
gardless of the link state. The programming of TMAU-
LOOP has no effect.
External loopback operation works slightly different
when the T-MAU is the active network port. In a
10BASE-T network, the hub does not generate a re-
ceive carrier back to the Am79C971 controller while the
chip is transmitting. The T-MAU provides this function
internally. A true external loopback covering all the
components on the printed circuit board can only be
performed by using a special connector (with pin 1 jum-
pered to pin 3 and pin 2 jumpered to pin 6) that con-
nects the transmit pins of the RJ-45 jack to its receive
pins. When INTL is cleared to 0 and TMAULOOP is set
to 1, data is transmitted to the network and is expected
to be routed back to the chip. Collision detection is dis-
abled in this mode. The link state machine is forced into
the link pass state. LCAR will always read zero. The
programming of MENDECL has no effect in this mode.
The Am79C971 Am79C971 controller provides a spe-
cial external loopback mode that allows the device to
be connected to a live 10BASE-T network. The virtual
external loopback mode is invoked by setting INTL and
TMAULOOP to 0. In this mode, data coming out of the
transmit FIFO is fed directly into the receive FIFO. Ad-
ditionally, all transmit data is output to the network. The
link state machine is active as is the collision detection
logic. The programming of MENDECL has no effect in
this mode.
Media Independent Interface Loopback Features
Loopback through the MII can be handled in two ways.
The Am79C971 controller supports an internal MII
loopback and an external MII loopback. The MII loop-
back is completely separate from other network port
loopback and requires that the other loopback modes
be disengaged while the MII loopback is running. Fur-
ther, the MII loopback requires that the MII port be
manually configured through software using ASEL
(BCR 2, bit 1) and PORTSEL (CSR 15, bits 8-7).
The external loopback through the MII requires a two-
step operation. The external PHY must be placed into
a loopback mode by writing to the MII Control Register
(BCR33, BCR34). Then the Am79C971 controller must
be placed into an external loopback mode. All other
loopback modes have no meaning during MII opera-
tion.
The internal loopback through the MII is controlled by
MIIILP (BCR32, bit 1). When set to 1, this bit will cause
the internal portion of the MII data port to loopback on
itself. The MII management port (MDC, MDIO) is unaf-
fected by the MIILP bit. The internal MII interface is
mapped in the following way:
I
The TXD[3:0] nibble data path is looped back onto
the RXD[3:0] nibble data path;
I
TX_CLK is looped back as RX_CLK;
I
TX_EN is looped back as RX_DV.
I
CRS is correctly OR
d with TX_EN and RX_DV and
always encompasses the transmit frame.
I
TX_ER is not driven by the Am79C971 and there-
fore not looped back.
During the internal loopback, the TXD, TX_CLK, and
TX_EN pins will toggle appropriately with the correct
data.
Miscellaneous Loopback Features
All transmit and receive function programming, such as
automatic transmit padding and receive pad stripping,
operates identically in loopback as in normal operation.
Loopback mode can be performed with any frame size
except in the MII loopback mode. Runt Packet Accept
is internally enabled (RPA bit in CSR124 is not af-
fected) when any loopback mode is invoked. This is to
be backwards compatible to the C-LANCE (Am79C90)
software.
Since the Am79C971 controller has two FCS genera-
tors, there are no more restrictions on FCS generation
or checking, or on testing multicast address detection
as they exist in the half-duplex PCnet family devices
and in the C-LANCE. On receive, the Am79C971 con-
troller now provides true FCS status. The descriptor for
a frame with an FCS error will have the FCS bit (RMD1,
bit 27) set to 1. The FCS generator on the transmit side
can still be disabled by setting DXMTFCS (CSR15, bit
3) to 1.
In internal loopback operation, the Am79C971 control-
ler provides a special mode to test the collision logic.
When FCOLL (CSR15, bit 4) is set to 1, a collision is
forced during every transmission attempt. This will re-
sult in a Retry error.
相關(guān)PDF資料
PDF描述
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BKIW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BVCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972 PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C971AKC 制造商:Advanced Micro Devices 功能描述:
AM79C971AVC 制造商:Advanced Micro Devices 功能描述:10/100 MBPS ETHERNET - Trays
AM79C971AVC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C971AVC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C971AWW WAF 制造商:Advanced Micro Devices 功能描述: