參數(shù)資料
型號: AM79C971
廠商: Advanced Micro Devices, Inc.
英文描述: PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
中文描述: PCnet⑩快速單芯片全雙工10/100 Mbps以太網(wǎng)控制器,PCI總線
文件頁數(shù): 254/265頁
文件大?。?/td> 3190K
代理商: AM79C971
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁當(dāng)前第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁
F-2
4)
Symptom:
Part A - On the first attempt of reading CSR30, the system will suffer a PCI Retry. A subsequent
CSR30 access will be allowed to read the correct CSR30 data. Part B - If the LAAINC (BCR29, bit 14) bit is
set, and if a CSR30 read access is in the middle of a series of continuous reads of BCR30 for SRAM/Flash
access, the CSR30 access causes the SRAM/Flash address to auto-increment.
Implication:
Part A - This is a minor erratum with no impact on the system. The PCI Retry does not cause
any system errors and will automatically recover. Part B - The system-level exposure to this problem is very
minimal. There is no exposure or customers of AMD
s PCnet drivers, because AMD
s drivers do not perform
CSR30 reads. For those developing proprietary diagnostic software routines, please follow the workaround
recommended below.
Workaround:
Part A - None needed and none available. Part B - Disable the LAAINC bit prior to executing
the specific register access sequence outlined in the symptom statement; LAAINC bit may be enabled subse-
quent to executing the CSR30 read access.
Status:
No current plan to fix this erratum
.
5)
Symptom:
In a high traffic network and with SRAM on and in 10Mbps mode, the babble error bit occasionally
gets set erroneously; no transmitter babbles are observed on the wire.
Implication:
Some diagnostics software will report false babbles. No impact for customers who utilize the
PCnet family drivers since PCnet drivers do not report babble errors.
Workaround:
Ignore the babble errors.
Status:
No current plan to fix this erratum
.
6)
Symptom:
In an excessively high collision network, the device occasionally set the LCOL bit erroneously in
10Mbps mode with external SRAM enabled.
Implication:
No discernible performance impact. Problem has only been observed in lab set up. Some diag-
nostics software will report false LCOL errors.
Workaround:
None.
Status:
No current plan to fix this erratum
.
7)
Symptom:
When PCnet-FAST receives a frame on the MII port with correct FCS followed by exactly one nib-
ble with RX_ER asserted, it does not report a FCS error.
Implication:
None in an 802.3 compliant network. Observable in custom diagnostic tests for End of Shell De-
limiter (ESD) only.
Workaround:
None.
Status:
No current plan to fix this erratum
.
8)
Symptom:
When RCVE bit (bit 2, CSR4, 5, 6, and 7) is set and the MII port is selected, the LED output does
not indicate the correct receive status. This bit functions correctly for the internal 10 BASE-T and AUI ports.
Implication:
LED output will not be asserted based on the receive activities at the MII port.
Workaround:
Use RCVME bit (bit 5, CSR 4, 5, 6 and 7) in place of the RCVE bit for proper LED receive status
indication. The RCVME bit enables the indication of all received packets which pass the address match func-
tion for this node, whereas the RCVE bit enables the indication of all packets received.
Status:
No current plan to fix this erratum
.
9)
Symptom:
During reception of a packet, if the CRS input to the device is de-asserted two RX_CLK times be-
fore the end of RX_DV, message byte counter (MCNT) will indicates one less byte and the last byte of the CRC
will be corrupt. If the CRS is de-asserted three or more RX_CLK times before the end of RX_DV, the CRC
error bit will be set and the packet will be lost.
Implication:
Network performance might vary from normal to sluggish to no connection depending on the se-
verity and the rate of occurrence.
Workaround:
The workaround for this problem is to OR the RX_DV and CSR signals from external PHY and
feed the output to the CRS input of the PCnet-FAST.
相關(guān)PDF資料
PDF描述
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BKIW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BVCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972 PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C971AKC 制造商:Advanced Micro Devices 功能描述:
AM79C971AVC 制造商:Advanced Micro Devices 功能描述:10/100 MBPS ETHERNET - Trays
AM79C971AVC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C971AVC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C971AWW WAF 制造商:Advanced Micro Devices 功能描述: