![](http://datasheet.mmic.net.cn/340000/82557_datasheet_16452405/82557_40.png)
INTEL 82557 FAST ETHERNET PCI BUS CONTROLLER
40
Table 10. Statistical Counters
ID
Counter
Description
0
Transmit good frames
This counter contains the number of frames that were transmitted
properly on the link. It is updated only after the actual transmission
on the link is completed, and not when the frame was read from
memory as is done for the TxCB status.
4
Transmit Maximum Collisions
(MAXCOL)
Errors
This counter contains the number of frames that were not
transmitted since they encountered the configured maximum
number of collisions.
8
Transmit late collisions
(LATECOL) Errors
This counter contains the number of frames that were not
transmitted since they encountered a collision later than the
configured slot time.
12
Transmit Underrun Errors
A DMA underrun occured because the system bus did not keep up
with the transmission. This counter contains the number of frames
that were either not transmitted or retransmitted due to a TxDMA
underrun. If the 82557 is configured to retransmit on underrun, this
counter may be updated multiple times for a single frame.
16
Transmit Lost carrier sense
(CRS)
Transmission was not successful due to lost Carrier Sense. This
counter contains the number of frames that were transmitted by the
82557 despite the fact that it detected the deassertion of CRS
during the transmission.
20
Transmit Deferred
During the transmission attempt the 82557 had to defer to traffic on
the link. This counter contains the number of frames that were
deferred before transmission due to activity on the link.
24
Transmit Single Collisions
This counter contains the number of transmitted frames that
encountered one collision.
28
Transmit Multiple Collisions
This counter contains the number of transmitted frames that
encountered more than one collision.
32
Transmit Total Collisions
This counter contains the total number of collisions that were
encountered while attempting to transmit. This count includes late
collisions and frames that encountered MAXCOL.
36
Receive Good Frames
This counter contains the number of frames that were received
properly from the link. It is updated only after the actual reception
from the link is completed and all the data bytes are stored in
memory.
40
Receive CRC Errors
This counter contains the number of aligned frames discarded
because of a CRC error. This counter is updated, if needed,
regardless of the RU state
receive frame, the CRCERRS counter will increment (only once per
receive frame). The CRCERRS counter is mutually exclusive to the
ALNERRS and SHRTFRM counters.