- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378216 > 82557 (Intel Corp.) Fast Ethernet PCI Bus Controller(快速以太網(wǎng) PCI總線控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | 82557 |
| 廠商： | Intel Corp. |
| 英文描述： | Fast Ethernet PCI Bus Controller(快速以太網(wǎng) PCI總線控制器) |
| 中文描述： | 快速以太網(wǎng)PCI總線控制器（快速以太網(wǎng)的PCI總線控制器） |
| 文件頁數(shù)： | 35/57頁 |
| 文件大?。?/td> | 601K |
| 代理商： | 82557 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
INTEL 82557 FAST ETHERNET PCI BUS CONTROLLER
35
82557 is the bit present on RXD0 on the RXCLK
rising edge in which CRS deassertion is detected.
4.3.3.3.
10 Mbps Full Duplex Operation
In 10 Mbps-only mode, when the 82557 is placed in
Full Duplex mode transmission will begin regardless
of the state of CRS or the 82557 receive unit. The
82557 receiver accepts incoming frames regardless
of the transmitters operation. The 82557 does not
accept the COL input in this mode. Frame delineation
is by CRS deassertion.
4.4.
MII Management Interface
The MII management interface allows the CPU to
have direct control over an MII-compatible PHY
device via a control register in the 82557. This allows
the driver software to place the PHY in specific
modes such as Full Duplex, Loopback, Power Down,
etc., without the need for specific hardware pins to
select the desired mode. This structure allows the
82557 to query a PHY device for status of the link.
This register, called the MDI Control Register,
resides at offset 10h in the 82557 CSR. The CPU
writes commands to this register and the 82557
reads or writes control/status parameters to the PHY
device via a serial, bi-directional data pin called
MDIO. These serial data transfers are clocked by the
MDC clock output from the 82557.
The
82557 User’s Manual
describes the structure of
the MDI control register and the MDI read and write
cycle bit streams.
4.4.1.
MDI CYCLES
The MDI protocol consists of a bit stream that is
driven or sampled by the 82557 on each rising edge
of the MDC pin. The bit stream consists of the
following elements:
<PREAMBLE><ST><OP><PHYAD><REGAD><TA>
<DATA><IDLE>
where:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82559 | Fast Ethernet Multifunction PCI/CARD bus controller(快速以太網(wǎng)多功能PCI/CARD 總線控制器) |
| 8255A-5 | PROGRAMMABLE PERIPHEAL INTERFACE |
| 8255A | IC LOGIC 3257 4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER -40+85C SSOP-16 - OBSOLETE |
| 8255A | Programmable Peripheral Interface iAPX86 Family |
| 8255A-5 | 12-Bit, 2.7 V to 5.25 V, 1.5 MSPS Low Power ADC; Package: SOIC - Wide; No of Pins: 24; Temperature Range: Industrial |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 8255702-025 | 制造商:ITT Interconnect Solutions 功能描述:NASA CONNECTOR - Bulk |
| 8255702-095 | 制造商:ITT Interconnect Solutions 功能描述:NASA CONNECTOR - Bulk |
| 8255702-096 | 制造商:ITT Interconnect Solutions 功能描述:NASA CONNECTOR - Bulk |
| 8255702-098 | 制造商:ITT Interconnect Solutions 功能描述:NASA CONNECTOR - Bulk |
| 8255704-050 | 制造商:ITT Interconnect Solutions 功能描述:NASA CONNECTOR - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。