- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371435 > 28F128J3A (Intel Corp.) 3 Volt Intel StrataFlash Memory(3 V 128M位Strata閃速存儲器) PDF資料下載
參數(shù)資料
| 型號： | 28F128J3A |
| 廠商： | Intel Corp. |
| 英文描述： | 3 Volt Intel StrataFlash Memory(3 V 128M位Strata閃速存儲器) |
| 中文描述： | 3伏特英特爾StrataFlash存儲器（128兆位3伏地層的閃速存儲器） |
| 文件頁數(shù)： | 28/58頁 |
| 文件大?。?/td> | 574K |
| 代理商： | 28F128J3A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
28F128J3A, 28F640J3A, 28F320J3A
22
PRODUCT PREVIEW
4.8
Write to Buffer Command
To program the flash device, a Write to Buffer command sequence is initiated. A variable number
of bytes, up to the buffer size, can be loaded into the buffer and written to the flash device. First, the
Write to Buffer setup command is issued along with the Block Address (see Figure 7,
Write to
Buffer Flowchart
). At this point, the eXtended Status Register (XSR, see Table 19) information is
loaded and XSR.7 reverts to "buffer available" status. If XSR.7 = 0, the write buffer is not
available. To retry, continue monitoring XSR.7 by issuing the Write to Buffer setup command with
the Block Address until XSR.7 = 1. When XSR.7 transitions to a “1,” the buffer is ready for
loading.
Now a word/byte count is given to the part with the Block Address. On the next write, a device
start address is given along with the write buffer data. Subsequent writes provide additional device
addresses and data, depending on the count. All subsequent addresses must lie within the start
address plus the count.
Internally, this device programs many flash cells in parallel. Because of this parallel programming,
maximum programming performance and lower power are obtained by aligning the start address at
the beginning of a write buffer boundary (i.e., A
4–
A
0
of the start address = 0).
After the final buffer data is given, a Write Confirm command is issued. This initiates the WSM
(Write State Machine) to begin copying the buffer data to the flash array. If a command other than
Write Confirm is written to the device, an “Invalid Command/Sequence” error will be generated
and Status Register bits SR.5 and SR.4 will be set to a “1.” For additional buffer writes, issue
another Write to Buffer setup command and check XSR.7.
If an error occurs while writing, the device will stop writing, and Status Register bit SR.4 will be
set to a “1” to indicate a program failure. The internal WSM verify only detects errors for “1”s that
do not successfully program to “0”s. If a program error is detected, the status register should be
cleared. Any time SR.4 and/or SR.5 is set (e.g., a media failure occurs during a program or an
erase), the device will not accept any more Write to Buffer commands. Additionally, if the user
attempts to program past an erase block boundary with a Write to Buffer command, the device will
abort the Write to Buffer operation. This will generate an "Invalid Command/Sequence" error and
Status Register bits SR.5 and SR.4 will be set to a “1.”
Reliable buffered writes can only occur when V
= V
. If a buffered write is attempted while
V
≤
V
PENLK
, Status Register bits SR.4 and SR.3 will be set to “1.” Buffered write attempts with
invalid V
and V
voltages produce spurious results and should not be attempted. Finally,
successful programming requires that the corresponding Block Lock-Bit be reset. If a buffered
write is attempted when the corresponding Block Lock-Bit is set, SR.1 and SR.4 will be set to “1.”
4.9
Byte/Word Program Commands
Byte/Word program is executed by a two-cycle command sequence. Byte/Word program setup
(standard 40H or alternate 10H) is written followed by a second write that specifies the address and
data (latched on the rising edge of WE#). The WSM then takes over, controlling the program and
program verify algorithms internally. After the program sequence is written, the device
automatically outputs status register data when read (see Figure 8). The CPU can detect the
completion of the program event by analyzing the STS pin or status register bit SR.7.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F320J3A | 3 Volt Intel StrataFlash Memory(3 V 32M位英特爾StrataFlash存儲器) |
| 28F640J3A | 3 Volt Intel StrataFlash Memory(3 V 64M位英特爾StrataFlash存儲器) |
| 28F128 | 3 Volt Intel StrataFlash Memory |
| 28F1602C3 | 3 Volt Advanced+ Stacked Chip Scale Package Memory(3V閃速存儲器和靜態(tài)存儲器) |
| 28F3204C3 | 3 V Advanced+ Stacked Chip Scale Package Memory(3V高級堆芯片封裝存儲器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F128J3A150 | 制造商: 功能描述: 制造商:INTELC 功能描述: 制造商:undefined 功能描述: |
| 28F128J3A-150 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 28F128J3D75 | 制造商: 功能描述: 制造商:Intel 功能描述: |
| 28F128J3FS-12ET | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 28F128L18 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。