- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370035 > 28233-11 (CONEXANT SYSTEMS) ATM Transmitter/Receiver with UTOPIA Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | 28233-11 |
| 廠商： | CONEXANT SYSTEMS |
| 元件分類(lèi)： | 數(shù)字傳輸電路 |
| 英文描述： | ATM Transmitter/Receiver with UTOPIA Interface |
| 中文描述： | TRANSCEIVER, PQFP160 |
| 封裝： | PLASTIC, MQFP-160 |
| 文件頁(yè)數(shù)： | 81/161頁(yè) |
| 文件大?。?/td> | 1832K |
| 代理商： | 28233-11 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)當(dāng)前第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)
the second write is not performed, the formatter continues to transmit abort flags
until instructed otherwise.
CN8223
2.0 Functional Description
ATM Transmitter/Receiver with UTOPIA Interface
2.8 FEAC Channel and HDLC Data Link Programming
100046C
Conexant
2-47
The 3-bit field TxBytes[2:0] is functionally split into two parts. The most
significant bit (MSB) indicates to the transmitter circuitry which half of the buffer
to read from next. The two LSBs indicate the stop location, i.e., where the last
message byte is located. When the new controls are latched by the transmitter
circuitry, the processor is interrupted for the next set of controls. Now, the
processor has up to 4-byte intervals (byte transmission time periods) to write a
new set of controls to the control register. Because of a race condition, the ISR
that is processing the transmit interrupt must delay 1.5 byte times before writing a
new control register value. The processor can now write the next block of data to
the next half of the message buffer.
When the end of a message is reached, or in the event of a short message, there
may not be exactly 4 bytes remaining. In this case, the processor writes the
remaining data to the message buffer as usual. The processor now must write the
highest location used to the TxBytes[2:0] field in the data link control register.
Send FCS is set to 1. This causes the FCS to be sent after this last block of data.
When this set of controls is latched, the processor is interrupted. At this time a
new message can be sent, or Send Message can be set to 0 to send idle flags. If a
new message is to be sent immediately, the next half of the transmit buffer can be
written, and the data link control register configured accordingly. This results in
only one idle flag being transmitted between messages. If there is no new
message ready, the processor must write Send Message to 0. If this is not done
within 4 byte intervals, undefined data is transmitted.
2.8.3.2 Aborting a
Message
To abort a message in progress, the controller writes Abort Message to 1 in the
data link control register. The transmitter finishes sending the message byte in
progress, then transmits an abort flag (11111110). After writing the abort signal
to the control register, a second write may follow the next interrupt to cause the
case, the abort flag is followed by one idle flag, and the new message begins. If
2.8.3.3 Transmitter
Interrupts
The transmitter generates an interrupt when it has latched the present set of
controls and is ready for a new set. There are no interrupts during the
transmission of idle flags. Therefore, to start a message from an idle condition,
the processor writes the first half of the buffer and the proper control bits. When
the circuit latches these controls internally, an interrupt is immediately issued for
the next set of control bits. The processor then has up to 4 byte intervals to
respond to the interrupt. The interrupt appears on the DL_INT pin. The
DL_CTRL_STAT register indicates the source of the interrupt but not the cause.
The controller software must know from the message context what response is
required. The interrupt is an active low level, not a pulse. The transmit interrupt is
cleared upon the writing of the DL_CTRL_STAT register. A write operation must
be performed to clear the current interrupt and prevent missing later interrupts.
If the interrupt is a mid-message interrupt, a new data link control word must
be written with TxBytes[2:0] equal to the ending location of the next message
block. The MSB of TxBytes[2:0] informs the transmit circuitry which half of the
buffer to read next.
Interrupts from the HDLC data link transmitter will appear on Transmitter
Interrupt [bit 14] in DL_CTRL_STAT [0x60]. Interrupts must be enabled to
appear on DL_INT by setting Enable HDLC Data Link = 1 in CONFIG_5.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28C010TRPDB-12 | 150 x 32 pixel format, LED Backlight available |
| 28C010TRT1DE-15 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1DE-20 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1FB-15 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1FB-20 | 1 Megabit (128K x 8-Bit) EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 282332-2 | 制造商:TE Connectivity 功能描述: |
| 282-333 | 制造商:WAGO Innovative Connections 功能描述:END PLATE RAIL MOUNTED TERMINAL BLOCK 制造商:WAGO 功能描述:END PLATE, RAIL MOUNTED TERMINAL BLOCK 制造商:WAGO Innovative Connections 功能描述:END PLATE, RAIL MOUNTED TERMINAL BLOCK; Series:282; Accessory Type:End Plate; For Use With:Rail Mounted Terminal Blocks; Color:Orange; Mounting Type:DIN Rail ;RoHS Compliant: Yes |
| 2823337 | 功能描述:工業(yè)繼電器 ST-REL4-KG120/21-21 RoHS:否 制造商:TE Connectivity / Kilovac 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值: 線圈電壓:9 VDC to 36 VDC 線圈電阻:38 Ohms 線圈電流: 切換電壓: 安裝風(fēng)格:Panel 觸點(diǎn)材料:Silver Palladium |
| 282-334 | 制造商:WAGO Innovative Connections 功能描述:End Plate 2 mm Thick-Color Grey For Use With Rail Mounted Terminal Block 制造商:WAGO 功能描述:GREY END PLATE 制造商:WAGO Innovative Connections 功能描述:END PLATE, 2MM, GREY; Series:-; Accessory Type:End Plate; For Use With:Rail Mounted Terminal Blocks ;RoHS Compliant: Yes |
| 282-334 | 制造商:WAGO Innovative Connections 功能描述:END PLATE 制造商:WAGO 功能描述:END PLATE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。