參數(shù)資料
型號(hào)： 28233-11
廠商： CONEXANT SYSTEMS
元件分類： 數(shù)字傳輸電路
英文描述： ATM Transmitter/Receiver with UTOPIA Interface
中文描述： TRANSCEIVER, PQFP160
封裝： PLASTIC, MQFP-160
文件頁(yè)數(shù)： 76/161頁(yè)
文件大?。?/td> 1832K
代理商： 28233-11
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)當(dāng)前第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)
be accepted by FIFO Port 0.
These control registers enable the CN8223 to be programmed to accept only
certain slot types, or all slots whether busy or not, and also to screen slots for a
particular VCI/VPI pattern. To disable header screening completely, write the
mask register to all 1s. Headers are screened
after
any error correction is
performed by the HEC circuitry.
2.0 Functional Description
CN8223
2.7 FIFO Port/UTOPIA Interface
ATM Transmitter/Receiver with UTOPIA Interface
2-42
Conexant
100046C
2.7.4.1 Header
Screening
The HDR_MSKx_12 and HDR_MSKx_34 registers further qualify the bitwise
values in the Header Value registers. There are four sets of these registers (x = 0,
1, 2, 3), one set for each of the four receive FIFO ports. A bit set to 1 in a Header
Mask register sets the same bit position in the Header Value register to a Don
’
t
Care condition for accepting cell headers.
An example of Header Value and Mask register screening for cells received by
FIFO Port 0 follows:
HDR_VAL0_12 = 0000 H
HDR_VAL0_34 = F000 H
HDR_MSK0_12 = 0000 H
HDR_MSK0_34 = 0000 H
This header screening setup for FIFO Port 0 receives cells with octets 1 2 3 4
equal to 00 00 F0 00. Since the Header Mask bits for Port 0 are all 0, there is no
effect on the header value screening.
In the following example the Header Mask value allows multiple cells to be
accepted by FIFO Port 0:
HDR_VAL0_12 = 0000 H
HDR_VAL0_34 = F000 H
HDR_MSK0_12 = 0000 H
HDR_MSK0_34 = 0003 H
This header screening setup for FIFO Port 0 accepts four different received
cells with octets 1 2 3 4 equal to 00 00 F0 00, 00 00 F0 01, 00 00 F0 02, or 00 00
F0 03. The 2 bits set in HDR_MSK0_12 set Don
’
t Care conditions for the same 2
bit positions in HDR_VAL0_12. This allows four different ATM cell headers to
2.7.4.2 Output
Screening
The receiver circuitry contains buffer storage so that the header octets can be
examined to determine which, if any, port is to be activated for output. This
allows output of the PLCP and header octets in 57- and 53-octet modes,
respectively.
Header octets are compared to the programmed values in the HDR_VAL
registers under control of the HDR_MSK registers. If a match is made, the data
write strobe for that port is activated, and the cells are written to the port. By
using the mask bits to mark Don
’
t Care locations, cells with different header
values can be sent to a single port. This allows entire VCI/VPI
“
pages
”
to be sent
to the same location. Also, several ports can be programmed to receive cells with
the same header values or overlapping pages of header values resulting in a
programmable broadcast capability.
If Accept/Reject [bits 15
–
12] in CONFIG_3 [0x02], is set for a particular port,
then all cells with headers matching the programmed header value and mask
criteria are rejected by the port, and all other cells are accepted for output. This
feature can be used to screen certain VCI/VPI values from being output to a
particular port.
相關(guān)PDF資料
PDF描述
28C010TRPDB-12 150 x 32 pixel format, LED Backlight available
28C010TRT1DE-15 1 Megabit (128K x 8-Bit) EEPROM
28C010TRT1DE-20 1 Megabit (128K x 8-Bit) EEPROM
28C010TRT1FB-15 1 Megabit (128K x 8-Bit) EEPROM
28C010TRT1FB-20 1 Megabit (128K x 8-Bit) EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
282332-2 制造商:TE Connectivity 功能描述:
282-333 制造商:WAGO Innovative Connections 功能描述:END PLATE RAIL MOUNTED TERMINAL BLOCK 制造商:WAGO 功能描述:END PLATE, RAIL MOUNTED TERMINAL BLOCK 制造商:WAGO Innovative Connections 功能描述:END PLATE, RAIL MOUNTED TERMINAL BLOCK; Series:282; Accessory Type:End Plate; For Use With:Rail Mounted Terminal Blocks; Color:Orange; Mounting Type:DIN Rail ;RoHS Compliant: Yes
2823337 功能描述:工業(yè)繼電器 ST-REL4-KG120/21-21 RoHS:否 制造商:TE Connectivity / Kilovac 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值: 線圈電壓:9 VDC to 36 VDC 線圈電阻:38 Ohms 線圈電流: 切換電壓: 安裝風(fēng)格:Panel 觸點(diǎn)材料:Silver Palladium
282-334 制造商:WAGO Innovative Connections 功能描述:End Plate 2 mm Thick-Color Grey For Use With Rail Mounted Terminal Block 制造商:WAGO 功能描述:GREY END PLATE 制造商:WAGO Innovative Connections 功能描述:END PLATE, 2MM, GREY; Series:-; Accessory Type:End Plate; For Use With:Rail Mounted Terminal Blocks ;RoHS Compliant: Yes
282-334 制造商:WAGO Innovative Connections 功能描述:END PLATE 制造商:WAGO 功能描述:END PLATE
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*