- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370035 > 28233-11 (CONEXANT SYSTEMS) ATM Transmitter/Receiver with UTOPIA Interface PDF資料下載
參數(shù)資料
| 型號： | 28233-11 |
| 廠商： | CONEXANT SYSTEMS |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | ATM Transmitter/Receiver with UTOPIA Interface |
| 中文描述： | TRANSCEIVER, PQFP160 |
| 封裝： | PLASTIC, MQFP-160 |
| 文件頁數(shù)： | 111/161頁 |
| 文件大?。?/td> | 1832K |
| 代理商： | 28233-11 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁當(dāng)前第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁
CN8223
3.0 Registers
ATM Transmitter/Receiver with UTOPIA Interface
3.6 Interrupt Enable Control Registers
100046C
Conexant
3-25
Enables interrupt when header of an incoming cell matches the header value
programmed in the RX_IDLE and IDLE_MSK registers.
0x2E
—
EN_EVENT_INT (Enable Event Interrupts)
The EN_EVENT_INT register is located at address 0x2E and enables interrupts for the EVENT_STATUS
register (0x39). Setting a bit in EN_EVENT_INT enables each interrupt condition to appear on STAT_INT.
Bit
Field
Size
Name
Description
15
1
Receiver Hold Input
Interrupt Enable
Indicates that an active-high input was received on the RCV_HLD input pin.
14
–
13
4
Reserved
Set to 0.
12
1
APS Interrupt
Enables interrupt when received value of the K1 or K2 byte changes in the
SONET frame.
11
1
Start of Cell Error
Indicates that a Start of Cell Alignment Error was received on the
FCTRL_IN[0] input pin (109).
10
1
Port 3 Input Parity Error
Interrupt Enable
Enables parity error interrupt from FIFO data input port 3. These interrupts
and status bits will be active only if input parity checking is enabled in
CONFIG_3.
9
1
Port 2 Input Parity Error
Interrupt Enable
Enables parity error interrupt from FIFO data input port 2. These interrupts
and status bits will be active only if input parity checking is enabled in
CONFIG_3.
8
1
Port 1 Input Parity Error
Interrupt Enable
Enables parity error interrupt from FIFO data input port 1. These interrupts
and status bits will be active only if input parity checking is enabled in
CONFIG_3.
7
1
Port 0 Input Parity Error
Interrupt Enable
Enables parity error interrupt from FIFO data input port 0. These interrupts
and status bits will be active only if input parity checking is enabled in
CONFIG_3.
6
1
Idle Cells Interrupt Enable
5
1
Non-matching Cells
Interrupt Enable
Enables interrupt when the header of an incoming cell does not match any of
the header values programmed in the HDR_VALx and HDR_MSKx registers.
4
1
Non-zero GFC Interrupt
Enable
Enables interrupt when the 4-bit GFC field of an incoming cell header is any
value other than 0000.
3
1
Payload Length Error
Interrupt Enable
Enables interrupt when an error is detected in the 6-bit payload length field of
the cell trailer. This event is meaningful only for AAL3/4 payloads that contain
a payload length.
2
1
Payload CRC Error
Interrupt Enable
Enables interrupt when an error is detected in the 10-bit payload CRC of the
cell trailer. This event is meaningful only for AAL3/4 payloads that contain a
payload CRC.
1
1
HEC Error Not Corrected
Interrupt Enable
Enables interrupt when an uncorrectable error is detected in the HEC octet of
the cell header.
0
1
HEC Error Corrected
Interrupt Enable
Enables interrupt when an error is detected and corrected in the HEC octet of
the cell header.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28C010TRPDB-12 | 150 x 32 pixel format, LED Backlight available |
| 28C010TRT1DE-15 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1DE-20 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1FB-15 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1FB-20 | 1 Megabit (128K x 8-Bit) EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 282332-2 | 制造商:TE Connectivity 功能描述: |
| 282-333 | 制造商:WAGO Innovative Connections 功能描述:END PLATE RAIL MOUNTED TERMINAL BLOCK 制造商:WAGO 功能描述:END PLATE, RAIL MOUNTED TERMINAL BLOCK 制造商:WAGO Innovative Connections 功能描述:END PLATE, RAIL MOUNTED TERMINAL BLOCK; Series:282; Accessory Type:End Plate; For Use With:Rail Mounted Terminal Blocks; Color:Orange; Mounting Type:DIN Rail ;RoHS Compliant: Yes |
| 2823337 | 功能描述:工業(yè)繼電器 ST-REL4-KG120/21-21 RoHS:否 制造商:TE Connectivity / Kilovac 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值: 線圈電壓:9 VDC to 36 VDC 線圈電阻:38 Ohms 線圈電流: 切換電壓: 安裝風(fēng)格:Panel 觸點(diǎn)材料:Silver Palladium |
| 282-334 | 制造商:WAGO Innovative Connections 功能描述:End Plate 2 mm Thick-Color Grey For Use With Rail Mounted Terminal Block 制造商:WAGO 功能描述:GREY END PLATE 制造商:WAGO Innovative Connections 功能描述:END PLATE, 2MM, GREY; Series:-; Accessory Type:End Plate; For Use With:Rail Mounted Terminal Blocks ;RoHS Compliant: Yes |
| 282-334 | 制造商:WAGO Innovative Connections 功能描述:END PLATE 制造商:WAGO 功能描述:END PLATE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。