- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370035 > 28233-11 (CONEXANT SYSTEMS) ATM Transmitter/Receiver with UTOPIA Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | 28233-11 |
| 廠商： | CONEXANT SYSTEMS |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | ATM Transmitter/Receiver with UTOPIA Interface |
| 中文描述： | TRANSCEIVER, PQFP160 |
| 封裝： | PLASTIC, MQFP-160 |
| 文件頁(yè)數(shù)： | 70/161頁(yè) |
| 文件大?。?/td> | 1832K |
| 代理商： | 28233-11 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)當(dāng)前第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)
Clock and control inputs consist of the following:
2.0 Functional Description
CN8223
2.6 ATM Cell Processing
ATM Transmitter/Receiver with UTOPIA Interface
2-36
Conexant
100046C
Each rising edge at the ONESECI input causes an indication in the
One-Second Count bit. This indication can be used as a timing interrupt to
coordinate status collection. If Enable One-second Latching of Line Status is set,
the ONESECI input also causes status indications in LINE_STATUS to be
latched. If an alarm condition is present during a one-second interval, it is
available to be read on the successive interval. Otherwise, the status is latched and
held until it is read. If this bit is set and the status word is read twice within a
one-second interval, the second read gives the current state of the status word and
clears the status register. Enable One-second Latching of Line Counters provides
the same functionality for the counters.
Each of the LINE_STATUS bits is latched until read and then cleared if the
condition is no longer present. If a status condition clears before the register is
read, the status bit is still held. Current status can be obtained by reading the
register twice in succession.
2.6.5 PLCP Transmit/Receive Synchronization
For 57-octet formats, the PLCP block must transmit segments at the same rate as
they are received. For DS1 and E1, long-term synchronization of the bit clock
rates establish this. For DS3 and E3 rates, the payload data rate is independent of
the line rate, and a separate timing/synchronization mechanism is required.
The DS3 and E3 PLCPs both have a 125 μs frame period. The reference clock
for this frame is taken from the received signal, or alternatively from an external
reference supplied to the 8 kHz clock input 8KCKI. In either case, the transmit
circuit generates one PLCP frame per reference frame.
In 53-octet formats, all frame structures are based on a 125
μ
s period;
consequently, no stuffing is required to synchronize the transmit and receive
segments.
An external 8 kHz reference for the PLCP at E3 and DS3
A one-second input to synchronize status collection timing in
multiple-port applications
A
“
hold receiver
”
input that can externally disable cell validation when an
external framer loses frame or signal
Three test inputs
A reset input
A one-second clock output is provided to allow synchronization of status
collection for multiple CN8223s or for CN8223s and framers. When a single
CN8223 is used, ONESECO should be connected to ONESECI. This timing
output is derived from the external 8 kHz reference clock input on 8KCKI.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28C010TRPDB-12 | 150 x 32 pixel format, LED Backlight available |
| 28C010TRT1DE-15 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1DE-20 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1FB-15 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1FB-20 | 1 Megabit (128K x 8-Bit) EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 282332-2 | 制造商:TE Connectivity 功能描述: |
| 282-333 | 制造商:WAGO Innovative Connections 功能描述:END PLATE RAIL MOUNTED TERMINAL BLOCK 制造商:WAGO 功能描述:END PLATE, RAIL MOUNTED TERMINAL BLOCK 制造商:WAGO Innovative Connections 功能描述:END PLATE, RAIL MOUNTED TERMINAL BLOCK; Series:282; Accessory Type:End Plate; For Use With:Rail Mounted Terminal Blocks; Color:Orange; Mounting Type:DIN Rail ;RoHS Compliant: Yes |
| 2823337 | 功能描述:工業(yè)繼電器 ST-REL4-KG120/21-21 RoHS:否 制造商:TE Connectivity / Kilovac 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值: 線圈電壓:9 VDC to 36 VDC 線圈電阻:38 Ohms 線圈電流: 切換電壓: 安裝風(fēng)格:Panel 觸點(diǎn)材料:Silver Palladium |
| 282-334 | 制造商:WAGO Innovative Connections 功能描述:End Plate 2 mm Thick-Color Grey For Use With Rail Mounted Terminal Block 制造商:WAGO 功能描述:GREY END PLATE 制造商:WAGO Innovative Connections 功能描述:END PLATE, 2MM, GREY; Series:-; Accessory Type:End Plate; For Use With:Rail Mounted Terminal Blocks ;RoHS Compliant: Yes |
| 282-334 | 制造商:WAGO Innovative Connections 功能描述:END PLATE 制造商:WAGO 功能描述:END PLATE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。