參數資料
型號: 28233-11
廠商: CONEXANT SYSTEMS
元件分類: 數字傳輸電路
英文描述: ATM Transmitter/Receiver with UTOPIA Interface
中文描述: TRANSCEIVER, PQFP160
封裝: PLASTIC, MQFP-160
文件頁數: 70/161頁
文件大?。?/td> 1832K
代理商: 28233-11
Clock and control inputs consist of the following:
2.0 Functional Description
CN8223
2.6 ATM Cell Processing
ATM Transmitter/Receiver with UTOPIA Interface
2-36
Conexant
100046C
Each rising edge at the ONESECI input causes an indication in the
One-Second Count bit. This indication can be used as a timing interrupt to
coordinate status collection. If Enable One-second Latching of Line Status is set,
the ONESECI input also causes status indications in LINE_STATUS to be
latched. If an alarm condition is present during a one-second interval, it is
available to be read on the successive interval. Otherwise, the status is latched and
held until it is read. If this bit is set and the status word is read twice within a
one-second interval, the second read gives the current state of the status word and
clears the status register. Enable One-second Latching of Line Counters provides
the same functionality for the counters.
Each of the LINE_STATUS bits is latched until read and then cleared if the
condition is no longer present. If a status condition clears before the register is
read, the status bit is still held. Current status can be obtained by reading the
register twice in succession.
2.6.5 PLCP Transmit/Receive Synchronization
For 57-octet formats, the PLCP block must transmit segments at the same rate as
they are received. For DS1 and E1, long-term synchronization of the bit clock
rates establish this. For DS3 and E3 rates, the payload data rate is independent of
the line rate, and a separate timing/synchronization mechanism is required.
The DS3 and E3 PLCPs both have a 125 μs frame period. The reference clock
for this frame is taken from the received signal, or alternatively from an external
reference supplied to the 8 kHz clock input 8KCKI. In either case, the transmit
circuit generates one PLCP frame per reference frame.
In 53-octet formats, all frame structures are based on a 125
μ
s period;
consequently, no stuffing is required to synchronize the transmit and receive
segments.
An external 8 kHz reference for the PLCP at E3 and DS3
A one-second input to synchronize status collection timing in
multiple-port applications
A
hold receiver
input that can externally disable cell validation when an
external framer loses frame or signal
Three test inputs
A reset input
A one-second clock output is provided to allow synchronization of status
collection for multiple CN8223s or for CN8223s and framers. When a single
CN8223 is used, ONESECO should be connected to ONESECI. This timing
output is derived from the external 8 kHz reference clock input on 8KCKI.
相關PDF資料
PDF描述
28C010TRPDB-12 150 x 32 pixel format, LED Backlight available
28C010TRT1DE-15 1 Megabit (128K x 8-Bit) EEPROM
28C010TRT1DE-20 1 Megabit (128K x 8-Bit) EEPROM
28C010TRT1FB-15 1 Megabit (128K x 8-Bit) EEPROM
28C010TRT1FB-20 1 Megabit (128K x 8-Bit) EEPROM
相關代理商/技術參數
參數描述
282332-2 制造商:TE Connectivity 功能描述:
282-333 制造商:WAGO Innovative Connections 功能描述:END PLATE RAIL MOUNTED TERMINAL BLOCK 制造商:WAGO 功能描述:END PLATE, RAIL MOUNTED TERMINAL BLOCK 制造商:WAGO Innovative Connections 功能描述:END PLATE, RAIL MOUNTED TERMINAL BLOCK; Series:282; Accessory Type:End Plate; For Use With:Rail Mounted Terminal Blocks; Color:Orange; Mounting Type:DIN Rail ;RoHS Compliant: Yes
2823337 功能描述:工業(yè)繼電器 ST-REL4-KG120/21-21 RoHS:否 制造商:TE Connectivity / Kilovac 觸點形式:1 Form A (SPST-NO) 觸點電流額定值: 線圈電壓:9 VDC to 36 VDC 線圈電阻:38 Ohms 線圈電流: 切換電壓: 安裝風格:Panel 觸點材料:Silver Palladium
282-334 制造商:WAGO Innovative Connections 功能描述:End Plate 2 mm Thick-Color Grey For Use With Rail Mounted Terminal Block 制造商:WAGO 功能描述:GREY END PLATE 制造商:WAGO Innovative Connections 功能描述:END PLATE, 2MM, GREY; Series:-; Accessory Type:End Plate; For Use With:Rail Mounted Terminal Blocks ;RoHS Compliant: Yes
282-334 制造商:WAGO Innovative Connections 功能描述:END PLATE 制造商:WAGO 功能描述:END PLATE