- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370035 > 28233-11 (CONEXANT SYSTEMS) ATM Transmitter/Receiver with UTOPIA Interface PDF資料下載
參數(shù)資料
| 型號： | 28233-11 |
| 廠商： | CONEXANT SYSTEMS |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | ATM Transmitter/Receiver with UTOPIA Interface |
| 中文描述： | TRANSCEIVER, PQFP160 |
| 封裝： | PLASTIC, MQFP-160 |
| 文件頁數(shù)： | 115/161頁 |
| 文件大?。?/td> | 1832K |
| 代理商： | 28233-11 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁當(dāng)前第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁
CN8223
3.0 Registers
ATM Transmitter/Receiver with UTOPIA Interface
3.7 Status Register Overview
100046C
Conexant
3-29
0x38
—
LINE_STATUS (Line Framer/PHY Interrupt Status Register)
The LINE_STATUS register is located at address 0x38. Bit definitions for this register depend on the line
interface mode selected. LINE_STATUS indicates alarms, errors, and framing states of the CN8223 line
receivers. For 53-octet formats that use external framers or the parallel input, the only meaningful bit is the LOC
indication (bit 8). LINE_STATUS interrupts appear on STAT_INT, if they are enabled by writing the desired
bits in EN_LINE_INT. LINE_STATUS bits are set regardless of whether interrupts are enabled.
Each LINE_STATUS bit is latched until read and then cleared if the condition is no longer present. If a status
condition clears before the register is read, the status bit will still be held. Current status can be obtained by
reading the register twice in succession. Upper and lower bytes of LINE_STATUS operate differently in regard
to interrupt generation. Upper definitions of LINE_STATUS (bits 15
–
9) are events that generate an interrupt
when the event occurs (for example, if Line FERF [bit 9] in STS-3c mode occurs, a single interrupt will be
generated when the Line FERF occurs).
The lower definitions of LINE_STATUS (bits 8
–
0) are level-sensitive conditions, meaning interrupts occur
on any change of state. For example, when LOS occurs in STS-3c mode, an interrupt occurs. When LOS goes
away, a second interrupt occurs. The contents of the LINE_STATUS register are the logical OR of the status
event, for instance, OOF and STAT_INT line. In SONET/SDH or G.832 E3/E4 modes, bits 9, 12, and 13 also
become level-sensitive.
Two examples of this are given:
Example 1: If the line is disconnected, the OOF interrupt goes active. Reading the LINE_STATUS
register causes the STAT_INT line (pin 64) to go inactive. Reading the LINE_STATUS
register again continues to show the OOF condition that caused the interrupt. Reconnecting
the line causes another interrupt. Reading the LINE_STATUS register will cause the
STAT_INT line to go inactive and show OOF active. (OOF will show active because the
contents of LINE_STATUS are the logical OR of OOF and the STAT_INT line. See
waveform in
Figure 3-1
.) Reading the LINE_STATUS register again will show OOF
inactive.
Example 2: If the line is disconnected, OOF will again go active. If you reconnect the line before the
LINE_STATUS register is read, the STAT_INT line will go active. Reading the
LINE_STATUS register will show OOF active and cause STAT_INT line to go inactive.
Reading LINE_STATUS register again will show OOF in the inactive state because the line
was reconnected.
Table 3-12
lists STS-1, STS-3c, and STM-1 LINE_STATUS bit definitions.
Figure 3-1. LINE_STATUS and OOF Example
OOF
Contents of the LINE_STATUS register
STAT_INT line
Read LINE_STATUS
Read LINE_STATUS
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28C010TRPDB-12 | 150 x 32 pixel format, LED Backlight available |
| 28C010TRT1DE-15 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1DE-20 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1FB-15 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1FB-20 | 1 Megabit (128K x 8-Bit) EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 282332-2 | 制造商:TE Connectivity 功能描述: |
| 282-333 | 制造商:WAGO Innovative Connections 功能描述:END PLATE RAIL MOUNTED TERMINAL BLOCK 制造商:WAGO 功能描述:END PLATE, RAIL MOUNTED TERMINAL BLOCK 制造商:WAGO Innovative Connections 功能描述:END PLATE, RAIL MOUNTED TERMINAL BLOCK; Series:282; Accessory Type:End Plate; For Use With:Rail Mounted Terminal Blocks; Color:Orange; Mounting Type:DIN Rail ;RoHS Compliant: Yes |
| 2823337 | 功能描述:工業(yè)繼電器 ST-REL4-KG120/21-21 RoHS:否 制造商:TE Connectivity / Kilovac 觸點形式:1 Form A (SPST-NO) 觸點電流額定值: 線圈電壓:9 VDC to 36 VDC 線圈電阻:38 Ohms 線圈電流: 切換電壓: 安裝風(fēng)格:Panel 觸點材料:Silver Palladium |
| 282-334 | 制造商:WAGO Innovative Connections 功能描述:End Plate 2 mm Thick-Color Grey For Use With Rail Mounted Terminal Block 制造商:WAGO 功能描述:GREY END PLATE 制造商:WAGO Innovative Connections 功能描述:END PLATE, 2MM, GREY; Series:-; Accessory Type:End Plate; For Use With:Rail Mounted Terminal Blocks ;RoHS Compliant: Yes |
| 282-334 | 制造商:WAGO Innovative Connections 功能描述:END PLATE 制造商:WAGO 功能描述:END PLATE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。