參數(shù)資料
型號(hào): μPD30102
廠商: NEC Corp.
英文描述: 64-/32-BIT Microprocessor(64/32位微處理器)
中文描述: 64-/32-BIT微處理器(64/32位微處理器)
文件頁(yè)數(shù): 42/112頁(yè)
文件大小: 639K
代理商: ΜPD30102
μ
PD30102
42
Preliminary Data Sheet
Table 3-8. Types of Exceptions
Exception
Symbol
Description
Cold reset
This exception occurs if the ColdReset# (internal) and Reset# (internal) signals
are simultaneously asserted active (for details, refer to
Figures 4-1
through
4-5
). As a result, the instruction execution is stopped, and the handler on the
reset vector is executed. The internal status, except some bits of the status
registers, is undefined.
Soft reset
This exception occurs if the Reset# (internal) signal is asserted active. As a
result, the instruction execution is stopped, and the handler on the reset vector
is executed. The internal status before soft reset is retained. However, the
current V
R
4102 does not support soft reset.
NIMI
This exception occurs if the NMI (internal) signal is asserted active.
TLB non-coincidence
TLBL/TLBS
This exception occurs if there is no TLB entry that coincides with an address
to be referenced in the 32-bit mode.
Extended addressing
TLB non-coincidence
TLBL/TLBS
This exception occurs if there is no TLB entry that coincides with an address
to be referenced in the 64-bit mode.
TLB invalid
TLBL/TLBS
This exception occurs if the TLB entry that coincides with the virtual address
to be referenced is invalid (V bit = 0).
TLB modify
Mod
This exception occurs if the TLB entry that coincides with the virtual address
to be referenced is valid but is disabled from being written (D bit = 0) when the
store instruction is executed.
Bus error
IBE/DBE
This exception occurs when the external agent indicates an error of data on the
SysCmd bus by using an external interrupt to the bus interface (bus time-out,
bus parity error, or invalid physical memory address or access type).
Address error
AdEL/AdES
This exception occurs if an attempt is made to execute the LH, SH/LW/SW, LD,
or SD instruction to the half word/word/double word not located at the half word/
word/double word boundary, or if an attempt is made to reference the virtual
address that cannot be accessed.
Integer overflow
Ov
This exception occurs if a 2’s complement overflow occurs as a result of addition
or subtraction.
Trap
Tr
This exception occurs if the condition is true as a result of executing the trap
instruction.
System call
Sys
This exception occurs if the SYSCALL instruction is executed.
Breakpoint
Bp
This exception occurs if the BREAK instruction is executed.
Reserved instruction
RI
This exception occurs if an instruction with an undefined op code (bits 31-26)
or SPECIAL instruction with an undefined op code (bits 5-0) is executed.
Coprocessor non-usable
CpU
This exception occurs if the coprocessor instruction is executed when the
corresponding coprocessor enable bit is not set.
Interrupt
Int
This exception occurs if one of the eight interrupt sources becomes active.
Cache error
This exception occurs if a parity error is detected in the internal cache or system
interface.
Watch
WATCH
This exception occurs if an attempt is made to reference a physical address set
by the watch Lo/Hi register with the load/store instruction.
The exception vectors and their offset values in the 64-bit and 32-bit modes are shown below.
相關(guān)PDF資料
PDF描述
μPD30121 64-Bit MIPS RISC Microprocessor(64 位RISC 微處理器)
μPD30122 64-Bit RISC Microprosessor(64位RISC微處理器)
μPD30181 64-Bit RISC Microprosessor(64位RISC微處理器)
μPD30210 64-Bit MIPS RISC Microprocessor(64位MIPS RISC 微處理器)
μPD30200 High-Performance, 64-Bit RISC Microprosessor(高性能64位RISC微處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PD301-024-03-PC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
PD301-024-03-P-C-200 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DC to DC Converter
PD301-024-03-P-C-250 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DC to DC Converter
PD301-024-03-P-C-300 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DC to DC Converter
PD301-024-03-PI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC