參數(shù)資料
型號(hào): μPD30102
廠商: NEC Corp.
英文描述: 64-/32-BIT Microprocessor(64/32位微處理器)
中文描述: 64-/32-BIT微處理器(64/32位微處理器)
文件頁數(shù): 27/112頁
文件大小: 639K
代理商: ΜPD30102
μ
PD30102
27
Preliminary Data Sheet
(b) DMADD16 (Doubleword Multiply and Add 16-bit register)
This instruction multiplies the contents of general-purpose register rs by the contents of general-purpose
register rt. Both the operands are treated as signed 16-bit integers. Bits 62 through 15 of both the
operands must be sign-extended.
The result of the multiplication is added to the value of special register LO. The result of the addition
is treated as a signed integer. The 64-bit result is loaded to special register LO.
An integer overflow exception does not occur.
This operation is defined in the 64-bit mode and 32-bit kernel mode. If this instruction is encountered
in the 32-bit user/supervisor mode, a reserved instruction exception occurs.
(4) Addition of power mode instructions
The V
R
4102 supports three power modes to lower the power consumption, and therefore, has dedicated
instructions that set these modes. Note that the power mode instructions are not correctly executed by any
other processors in the V
R
Series.
The operations of the power mode instructions are as follows:
(a) STANDBY
This instruction places the processor in the Standby mode from the Fullspeed mode.
When instruction execution has proceeded to the WB stage, and the SysAD bus (internal) has entered
the idle status, the internal clock is fixed to the high level, and the pipeline operation is stopped.
In the Standby mode, the PLL, clocks related to timers/interrupts, and interface clocks to the peripheral
function blocks (TClock and MasterOut) operate normally.
When the processor is in the Standby mode it is returned to the Fullspeed mode by any interrupt including
an internally generated timer interrupt.
(b) SUSPEND
This instruction places the processor in the Suspend mode from the Fullspeed mode.
When instruction execution has proceeded to the WB stage, and the SysAD bus has entered the idle
status, the internal clock and TClock are fixed to the high level, and the pipeline operation and interfacing
to the peripheral function blocks are stopped.
In the Suspend mode, the PLL, clocks related to timers/interrupts, and MasterOut operate normally.
The processor remains in the Suspend mode until it accepts an interrupt. When the processor accepts
an interrupt, it returns to the Fullspeed mode.
(c) HIBERNATE
This instruction places the processor in the Hibernate mode from the Fullspeed mode.
When instruction execution has proceeded to the WB stage, and the SysAD bus has entered the idle
status, all the clocks are fixed to the high level, and the pipeline operation is stopped.
The processor remains in the Hibernate mode until either the POWER pin is asserted active or the
WakeUp timer interrupt occurs. The processor returns to the Fullspeed mode when the POWER pin
is asserted active, when the WakeUp Timer interrupt occurs, or when the DCD# pin is asserted active.
The CPU and peripheral units, including clock-related units, stop their operations during the Hibernate
mode.
相關(guān)PDF資料
PDF描述
μPD30121 64-Bit MIPS RISC Microprocessor(64 位RISC 微處理器)
μPD30122 64-Bit RISC Microprosessor(64位RISC微處理器)
μPD30181 64-Bit RISC Microprosessor(64位RISC微處理器)
μPD30210 64-Bit MIPS RISC Microprocessor(64位MIPS RISC 微處理器)
μPD30200 High-Performance, 64-Bit RISC Microprosessor(高性能64位RISC微處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PD301-024-03-PC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
PD301-024-03-P-C-200 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DC to DC Converter
PD301-024-03-P-C-250 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DC to DC Converter
PD301-024-03-P-C-300 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DC to DC Converter
PD301-024-03-PI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC