- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376461 > XRT72L73 (Exar Corporation) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號： | XRT72L73 |
| 廠商： | Exar Corporation |
| 元件分類： | 通信及網(wǎng)絡 |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 9/105頁 |
| 文件大?。?/td> | 1307K |
| 代理商： | XRT72L73 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
á
XRT72L73
THREE CHANNEL, DS3 ATM UNI/CLEAR-CHANNEL FRAMER IC
PRELIMINARY
REV. P1.0.1
9
T
RANSMIT
C
ELL
P
ROCESSOR
B
LOCK
Optionally computes and inserts HEC byte into all
cells (user, OAM and Idle).
Optionally scrambles the payload of each cell.
Idle cells are automatically generated when no user
cells are available in the TxFIFO.
UNI contains on-chip registers that support the
generation/transmission of default or custom Idle
cells.
UNI contains the on-chip “Transmit OAM Cell” buffer
(54 bytes) that allows the user to write in and store
the contents of OAM cells, in preparation for trans-
mission.
OAM cells are transmitted upon software command.
Performs “Data Path Integrity” check on all incoming
cell data, originating from the ATM Layer processor.
Provides a serial input port to allow the user to
insert the GFC (Generic Flow Control) field exter-
nally into the GFC nibble field of an outbound (e.g.,
Transmit direction) valid ATM Cell.
R
ECEIVE
C
ELL
P
ROCESSOR
B
LOCK
Performs cell delineation on either “Direct Mapped”
ATM cell data or PLCP frames.
Verifies the HEC bytes of incoming cells and cor-
rects most cells with single bit errors. Cells with
multi-bit errors are detected and are optionally dis-
carded.
(Optionally) Performs filtering of Idle Cells.
(Optionally) Performs filtering of User and OAM cells.
UNI contains on-chip buffer space (“Receive OAM
Cell” buffer) that allows for the reception and pro-
cessing of selected OAM cells.
Optionally de-scrambles the payload of each cell.
Provides a serial output port that allows the user to
read the GFC value of an incoming (e.g., Receive
direction) ATM Cell.
Inserts the “Data Path Integrity Check” patterns in
all cells that are written to the RxFIFO.
T
RANSMIT
PLCP P
ROCESSOR
B
LOCK
Can be disabled to support the “Direct Mapped”
ATM mode.
Packs 12 ATM cells into each PLCP frame along
with various other overhead bytes.
The Transmit PLCP Processor will automatically
determine its own stuffing options.
Overhead bytes include those that support BIP-8
calculations (B1), indicator of stuff-option status for
current PLCP frame (C1), diagnostic byte that
reflects alarms conditions that were detected in the
Receive Section of the UNI (G1); and Path Over-
head bytes.
Provides a serial input port for user to insert PLCP
Overhead Bytes externally.
R
ECEIVE
PLCP P
ROCESSOR
B
LOCK
Can be disabled to support the “Direct Mapped”
ATM mode.
Determines the frame boundaries of incoming
PLCP frames (from the Receive DS3 Framer).
Extracts and processes the PLCP frame overhead
bytes.
Provides a serial output port for user to read in the
contents of the PLCP Overhead Bytes from the
incoming data.
T
RANSMIT
/R
ECEIVE
DS3 F
RAMER
B
LOCK
Supports the M13 and C-bit Parity Framing Formats.
Transmit and Receive DS3 Framers can transmit/
receive data in the Unipolar or the Bipolar (AMI or
B3ZS line codes) format.
The Transmit DS3 Framer provides a serial input
port that allows the user to insert his/her own
values for the overhead bits of the “outbound”
DS3 frames.
The Receive DS3 Framer provides a serial output
port that allows the user access to the values of the
overhead bits of the “incoming” DS3 frames.
The Receive DS3 Framer can be configured to
sample the incoming DS3 data (at the RxPOS and
RxNEG input pins) via the rising edge or falling
edge of the Receive Line Clock (RxLineClk) input.
The Transmit DS3 Framer can be configured to
update the “outbound” DS3 data (at the TxPOS and
TxNEG output pins) at the rising edge or falling
edge of the Transmit Line Clock (TxLineClk) output.
UNI includes on-chip RAM space to support the trans-
mission and reception of path maintenance data link
messages via an on-chip LAPD Transceiver
UNI includes on-chip registers to support the trans-
mission and reception of FEAC (Far End Alarm &
Control) messages via an on-chip FEAC Transceiver.
Contains on-chip FEAC Transceiver.
Contains on-chip LAPD Transceiver.
M
ICROPROCESSOR
I
NTERFACE
S
ECTION
Can be interfaced to Motorola or Intel type of micro-
processors/microcontrollers
相關PDF資料 |
PDF描述 |
|---|---|
| XRT72L74 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT7300IV | E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT7300 | E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT7302 | 2 Channel E3/DS3/STS-1 Line Interface Unit(2通道 E3/DS3/STS-1線接口單元) |
| XRT73L02M | TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRT72L73IB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XRT72L74IB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XRT7300 | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT7300ES | 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT7300IV | 功能描述:外圍驅動器與原件 - PCI . . RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。