- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380765 > STLC1502 (意法半導(dǎo)體) VOICE OVER IP PROCESSOR PDF資料下載
參數(shù)資料
| 型號： | STLC1502 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | VOICE OVER IP PROCESSOR |
| 中文描述： | IP語音處理器 |
| 文件頁數(shù)： | 23/81頁 |
| 文件大?。?/td> | 526K |
| 代理商： | STLC1502 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
23/81
STLC1502
6.5.1 The DMA Descriptors Chain
The Descriptor list is the mean the CPU and the DMA_MAC use to communicate each other in order to
transmit/receive frames on the cable. This list must be properly prepared before initiating any transfer
activity to/from the cable. The Descriptor is produced by the CPU and consumed by the DMA_MAC.
A Descriptor is a 16-bytes element which provides the DMA_MAC with information about how to
transmit/receive a single frame and how to report the transfer status back to the CPU.
A Descriptor can be stored in any main memory location with a 32-bit aligned address.
The first 3 words stored in a Descriptor are expected to be the values of the 3 DMA_MAC registers
describing a DMA transfer (DMA_Cntl, DMA_Addr and DMA_Next). When the DMA_MAC fetches a
Descriptor it loads this three values into its own corresponding registers.
The last word is to be used by the DMA_MAC to report the transfer status.
6.5.2 The Descriptor control bits
The Descriptor keeps information about a single frame transfer and how to access the next Descriptor.
The following discussion is related to 3 bits of the Descriptor: the VALID bit, the NXT_EN bit and the
NPOL_EN bit.
The Descriptor can be accessed simultaneously by the CPU and the DMA_MAC. This concurrent access
is synchronized by the VALID bit in the DMA_Cntl register. When the VALID bit is equal to 0 then the
CPU is the owner of the Descriptor. Otherwise the owner is the DMA_MAC. Since the Descriptor can be
accessed in write mode by the owner only at any time, race conditions are guaranteed to never happen.
The NXT_EN bit enables the fetch of the Next Descriptor. When the DMA_MAC finds this bit set to 0 then
its activity is considered to be completed as soon as the current descriptor DMA transfers have been
completed.
The NPOL_EN bit enables the DMA_MAC to keep polling for a non-valid Descriptor until its VALID bit is
set to one. When the DMA_MAC finds both the NPOL_EN bit and the VALID bit set to 0 then its activity is
considered to be completed.
DMA_Cntl
DMA_Addr
DMA_Next
Tx/Rx_Status
DMA_Cntl
DMA_Addr
DMA_Next
Tx/Rx_Status
DMA_Cntl
DMA_Addr
DMA_Next
Tx/Rx_Status
Frame 0
Frame 1
Frame n
. . .
Descr 1
(4 X 4 Bytes)
Descr 2
(4 X 4 Bytes)
Descr n
(4 X 4 Bytes)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STLC1511 | NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit |
| STLC1512 | NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit |
| STLC1 | LED LAMPS CLUSTER DRIVER |
| STLC2150 | BLUETOOTH RADIO TRANSCEIVER |
| STLC2415 | BLUETOOTH BASEBAND WITH INTEGRATED FLASH |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STLC1502D | 制造商:STMicroelectronics 功能描述:VOIP STRADIVARIUS 1 - Trays |
| STLC1502P | 制造商:STMicroelectronics 功能描述:VOICE OVER IP PROCESSOR - Trays |
| STLC1510 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:NorthenLite G.lite DMT Transceiver |
| STLC1511 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit |
| STLC1512 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。