- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄380765 > STLC1502 (意法半導(dǎo)體) VOICE OVER IP PROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | STLC1502 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | VOICE OVER IP PROCESSOR |
| 中文描述： | IP語(yǔ)音處理器 |
| 文件頁(yè)數(shù)： | 69/81頁(yè) |
| 文件大?。?/td> | 526K |
| 代理商： | STLC1502 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)當(dāng)前第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)
69/81
STLC1502
Figure 15: Interrupt Block
10.3 Clock Distribution
The PCM block works at 2.048Mhz clock and it is a fully synchronous design at that frequency. No
gated clock, no latches are used.
The design is able to support also higher PCM hierarchies such as 4.096Mhz and 8.196Mhz.
The D950 interface works as a clock stage decoupling block. It can be accessed externally at 66Mhz,
while internally it works at 2.048Mhz.
10.4 Reset Distribution and Configuration
The PCM block has an explicit active low reset pin controlled by ARM.
A software reset is implemented in the PCM_CONFIGURATION register at the address 0x0002.
In the PCM_CONFIGURATION register there is also a bit that configures the FPGA itself as linear or
PCM coding.
10.5 Data Flow Management
Per each direction the PCM block contains a double buffer used to store and forward the voice samples. This
has to be big enough to store all (four) voice samples coming (and going) from (to) the SLICs contained in one
PCM frame. Actually the number of bits per voice channel per PCM frame is 8 in case of PCM coding (A low or
u low) and 16 in case of linear coding. Other bits are used to provide information about the number of the logic
channel the frame is associated with.
So, it is necessary to have two memory banks per direction.
For example, in the upstream direction (from the codec to the D950), one bank is used to store the incoming
voice samples (on-line bank) and the other used to keep the voice samples received in the previous PCM frame
(off-line bank) while they are read by the D950. This mechanism is needed because the PCM flow is synchro-
PCM_INTERRUPT_MASK
Enable
D950 ITR3
Other Interrupt Bit Slices
PCM_INTERRUPT
PCM_INTERRUPT_ROW
Interrupt Source
Interrupt Pending
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STLC1511 | NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit |
| STLC1512 | NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit |
| STLC1 | LED LAMPS CLUSTER DRIVER |
| STLC2150 | BLUETOOTH RADIO TRANSCEIVER |
| STLC2415 | BLUETOOTH BASEBAND WITH INTEGRATED FLASH |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STLC1502D | 制造商:STMicroelectronics 功能描述:VOIP STRADIVARIUS 1 - Trays |
| STLC1502P | 制造商:STMicroelectronics 功能描述:VOICE OVER IP PROCESSOR - Trays |
| STLC1510 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:NorthenLite G.lite DMT Transceiver |
| STLC1511 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit |
| STLC1512 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。