- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380765 > STLC1502 (意法半導(dǎo)體) VOICE OVER IP PROCESSOR PDF資料下載
參數(shù)資料
| 型號： | STLC1502 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | VOICE OVER IP PROCESSOR |
| 中文描述： | IP語音處理器 |
| 文件頁數(shù)： | 37/81頁 |
| 文件大?。?/td> | 526K |
| 代理商： | STLC1502 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
37/81
STLC1502
Even if only a single bit position is defined for FIQ, the interrupt controller can drive one of the interrupt source
(IRQ interrupt sources), through a register, in order to generate the FIQ interrupt.
The IRQ interrupt controller uses a bit position for each different interrupt source.
All interrupt source inputs must be active HIGH and level sensitive and it remain active until the interrupt cause
has been cancelled.
No hardware priority scheme nor any form of interrupt vectoring is provided, because these functions can be
provided in software.
A programmed interrupt register is also provided to generate an interrupt under software control.
Every interrupt source can be masked.
7.4.1 Interrupt control
The IRQ interrupt management is done as described in the following:
An interrupt is generated by a given device/source;
This cause is readable by the IRQRawStatus register;
If not masked (the mask is set by IRQEnableSet and reset by IRQEnableClear), this interrupt will
generate a IRQ signal to the ARM and the interrupt source will be known by a read of the IRQStatus
register.
The ARM will serve the IRQ reading at first in the IRQStatus the active interrupt requests and will
execute with a given priority the proper interrupt routine. Every routine must erase (quite soon) in
some way its interrupt request source. This causes also for the proper bit in the IRQRawStatus regis-
ter and in the IRQStatus register to disappear.
The same interlock is present for the FIQ interrupt.
7.4.2 Interrupt control scheme
Timer2
UART
Dual Port RAM
I2C
Ethernet switch DMAC1
Ethernet switch DMAC2
SPI
DMAC
IRQ1/GPIO18
IRQ2/GPIO19
IKybd
HPI
Timer3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STLC1511 | NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit |
| STLC1512 | NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit |
| STLC1 | LED LAMPS CLUSTER DRIVER |
| STLC2150 | BLUETOOTH RADIO TRANSCEIVER |
| STLC2415 | BLUETOOTH BASEBAND WITH INTEGRATED FLASH |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STLC1502D | 制造商:STMicroelectronics 功能描述:VOIP STRADIVARIUS 1 - Trays |
| STLC1502P | 制造商:STMicroelectronics 功能描述:VOICE OVER IP PROCESSOR - Trays |
| STLC1510 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:NorthenLite G.lite DMT Transceiver |
| STLC1511 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit |
| STLC1512 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:NorthenLite⑩ G.lite BiCMOS Analog Front-End Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。