參數(shù)資料
型號: SAA7115
廠商: NXP Semiconductors N.V.
英文描述: PAL/NTSC/SECAM Video Decoder with Adaptive PAL/NTSC Comb Filter, High Performance Scaler, I2C Sliced Data Readback and SQ PIXEL OUTPUT
中文描述: PAL / NTSC制式/ SECAM視頻解碼器,自適應PAL / NTSC制式梳狀濾波器,高性能潔牙機,刨切的I2C數(shù)據(jù)回讀和SQ像素輸出
文件頁數(shù): 96/214頁
文件大?。?/td> 732K
代理商: SAA7115
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁當前第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁
Pemnr
NAeue
Filename:
SAA7115_Datasheet.fm
Confidential - NDA required
page 96
Last edited by H. Lambers
Philips Semiconductors
CS-PD Hamburg
CVIP2
Datasheet
SAA7115
Date:
10/23/01
Version:
0.67
9.4.2
X-
PORT CONFIGURED AS INPUT
If data input mode is selected at the expansion port, then the scaler can choose its input data stream from the on-chip
video decoder, or from the expansion port (controlled by bit SCSRC[1:0] (91H[5:4]), C1H[5:4])). Byte serial Y-C
B
-C
R
4 : 2 : 2, or subsets for other sampling schemes, or raw samples from an external ADC may be input (see also bits
FSC[2:0] (91H[2:0], C1H[2:0])). The input stream must be accompanied by an external clock (XCLK), qualifier XDQ and
reference signals XRH and XRV. Instead of the reference signal, embedded SAV and EAV codes according to ITU 656
XRH and XRV carry the horizontal and vertical synchronization signals for the digital video stream through the expansion
port. The field ID of the input video stream is carried in the phase (edge) of XRV and state of XRH, or directly as FS
(frame sync, odd/even signal) on the XRV pin (controlled by XFDV (92H[7], C2H[7[), XFDH (92H[6], C2H[6]) and
XDV[1:0] (92H[5:4], C2H[5:4])).
The trigger events on XRH (rising/falling edge) and XRV (rising/falling/both edges) for the scalers acquisition window are
defined by XDV[1:0] and XDH (92H[2], C2H[2]). The signal polarity of the qualifier can also be defined (bit XDQ (92H[1],
C2H[1])). Alternatively to a qualifier, the input clock can be applied to a gated clock (means clock gated with a data
qualifier, controlled by bit XCKS (92H[0], C2H[0])). In this case, all input data will be qualified.
In case if 16 bit wide data input is required for the X-port input then the HPD[7:0] port is enabled for input via SCSRC[1:0]
(91H[5:4], C1H[5:4]) whilst the I-port must be set to 8-bit output mode by ICKS[3:0] (80H[3:0]).
9.5
Image port (I-port)
The image port transfers data from the scaler as well as from the VBI-data slicer, if selected (maximum 33 MHz). The
reference clock is available at the ICLK pin, as an output, or as an input (maximum 33 MHz). As output, ICLK is derived
either from the line-locked decoder or from the expansion port input clock or from PLL2/CGC2 combination, which
enables square pixel clock generation feature.
The data stream from the scaler output is usually discontinuous, which basically depends on the scale ratio. Therefore
valid data during a clock cycle is accompanied by a data qualifying (data valid) flag on pin IDQ. For pin constrained
applications the IDQ pin can be programmed to function as a gated clock output (bit ICKS2[80H[2]]).
The pulsegenerator allows however to squeeze all pixels of a video line so that a continuous video stream at the I-port
output is obtained. For details refer to chapter 8.2..
The data formats at the image port are defined in Dwords of 32 bits (4 bytes), such as the related FIFO structures.
However the physical data stream at the image port is only 16-bit or 8-bit wide; in 16-bit mode data pins HPD7 to HPD0
are used for chrominance data. The four bytes of the Dwords are serialized in words or bytes.
Available formats are as follows:
Y-C
B
-C
R
4 : 2 : 2
Y-C
B
-C
R
4 : 1 : 1
Raw samples
Decoded VBI-data.
For handshake with the receiving VGA controller, or other memory or bus interface circuitry, F, H and V reference signals
and programmable FIFO flags are provided. The information is provided on pins IGP0, IGP1, IGPH and IGPV. The
functionality on these pins is controlled via subaddresses 84H and 85H.
VBI-data is collected over an entire line in its own FIFO, and transferred as an uninterrupted block of bytes. Decoded
VBI-data can be indicated by the VBI flag on pin IGP0 or IGP1.
As scaled video data and decoded VBI-data may come from different and asynchronous sources, an arbitration scheme
is needed. Normally the VBI-data slicer has priority.
The image port consists of the pins and/or signals, as listed in Table 40.
相關PDF資料
PDF描述
SAA7116 Digital Video to PCI Interface
SAA7116H Video Converter Circuit
SAA7145
SAA7146
SAA7164
相關代理商/技術參數(shù)
參數(shù)描述
SAA7115AHL/V1 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7115AHL/V1,518 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7115AHL/V1,557 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7115AHL/V1-T 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7115HL/V1 制造商:NXP Semiconductors 功能描述:IC VIDEO DECODR DIGITAL 100