- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372113 > SAA7115 (NXP Semiconductors N.V.) PAL/NTSC/SECAM Video Decoder with Adaptive PAL/NTSC Comb Filter, High Performance Scaler, I2C Sliced Data Readback and SQ PIXEL OUTPUT PDF資料下載
參數(shù)資料
| 型號： | SAA7115 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | PAL/NTSC/SECAM Video Decoder with Adaptive PAL/NTSC Comb Filter, High Performance Scaler, I2C Sliced Data Readback and SQ PIXEL OUTPUT |
| 中文描述： | PAL / NTSC制式/ SECAM視頻解碼器，自適應(yīng)PAL / NTSC制式梳狀濾波器，高性能潔牙機(jī)，刨切的I2C數(shù)據(jù)回讀和SQ像素輸出 |
| 文件頁數(shù)： | 104/214頁 |
| 文件大?。?/td> | 732K |
| 代理商： | SAA7115 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁當(dāng)前第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁
Pemnr
NAeue
Filename:
SAA7115_Datasheet.fm
Confidential - NDA required
page 104
Last edited by H. Lambers
Philips Semiconductors
CS-PD Hamburg
CVIP2
Datasheet
SAA7115
Date:
10/23/01
Version:
0.67
10 BOUNDARY SCAN TEST
The SAA7115 has built-in logic and 5 dedicated pins to support boundary scan testing which allows board testing without
special hardware (nails). The SAA7115 follows the “IEEE Std. 1149.1 - Standard Test Access Port and Boundary-Scan
Architecture”set by the Joint Test Action Group (JTAG) chaired by Philips.
The 5 special pins are Test Mode Select (TMS), Test Clock (TCK), Test Reset (TRSTN), Test Data Input (TDI) and Test
Data Output (TDO).
TheBoundaryScanTest(BST)functionsBYPASS,EXTEST,INTEST,SAMPLE,CLAMPandIDCODEareallsupported
(see Table 42). Details about the JTAG BST-TEST can be found in specification “IEEE Std. 1149.1” A file containing the
detailed Boundary Scan Description Language (BSDL) description of the SAA7115 is available on request.
Table 42
BST instructions supported by the SAA7115
10.1
Initialization of boundary scan circuit
The TAP (Test Access Port) controller of an IC should be in the reset state (TEST_LOGIC_RESET) when the IC is in
functional mode. This reset state also forces the instruction register into a functional instruction such as IDCODE or
BYPASS.
To solve the power-up reset, the standard specifies that the TAP controller will be forced asynchronously to the
TEST_LOGIC_RESET state by setting the TRSTN pin LOW.
10.2
Device identification codes
A device identification register is specified in “IEEE Std. 1149.1b-1994” It is a 32-bit register which contains fields for the
specification of the IC manufacturer, the IC part number and the IC version number. Its biggest advantage is the
possibility to check for the correct ICs mounted after production and determination of the version number of ICs during
field service.
When the IDCODE instruction is loaded into the BST instruction register, the identification register will be connected
between TDI and TDO of the IC. The identification register will load a component specific code during the
CAPTURE_DATA_REGISTER state of the TAP controller and this code can subsequently be shifted out. At board level
this code can be used to verify component manufacturer, type and version number. The device identification register
contains 32 bits, numbered 31 to 0, where bit 31 is the most significant bit (nearest to TDI) and bit 0 is the least significant
bit (nearest to TDO); see Fig.40.
INSTRUCTION
DESCRIPTION
BYPASS
This mandatory instruction provides a minimum length serial path (1 bit) between TDI and TDO
when no test operation of the component is required.
This mandatory instruction allows testing of off-chip circuitry and board level interconnections.
This mandatory instruction can be used to take a sample of the inputs during normal operation of
the component. It can also be used to preload data values into the latched outputs of the boundary
scan register.
This optional instruction is useful for testing when not all ICs have BST. This instruction addresses
the bypass register while the boundary scan register is in external test mode.
This optional instruction will provide information on the components manufacturer, part number
and version number.
This optional instruction allows testing of the internal logic (no customer support available).
This private instruction allows testing by the manufacturer (no customer support available).
EXTEST
SAMPLE
CLAMP
IDCODE
INTEST
USER1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7116 | Digital Video to PCI Interface |
| SAA7116H | Video Converter Circuit |
| SAA7145 | |
| SAA7146 | |
| SAA7164 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7115AHL/V1 | 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7115AHL/V1,518 | 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7115AHL/V1,557 | 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7115AHL/V1-T | 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7115HL/V1 | 制造商:NXP Semiconductors 功能描述:IC VIDEO DECODR DIGITAL 100 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。