參數(shù)資料
型號(hào): SAA7115
廠商: NXP Semiconductors N.V.
英文描述: PAL/NTSC/SECAM Video Decoder with Adaptive PAL/NTSC Comb Filter, High Performance Scaler, I2C Sliced Data Readback and SQ PIXEL OUTPUT
中文描述: PAL / NTSC制式/ SECAM視頻解碼器,自適應(yīng)PAL / NTSC制式梳狀濾波器,高性能潔牙機(jī),刨切的I2C數(shù)據(jù)回讀和SQ像素輸出
文件頁數(shù): 51/214頁
文件大?。?/td> 732K
代理商: SAA7115
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁
Pemnr
NAeue
Filename:
SAA7115_Datasheet.fm
Confidential - NDA required
page 51
Last edited by H. Lambers
Philips Semiconductors
CS-PD Hamburg
CVIP2
Datasheet
SAA7115
Date:
10/23/01
Version:
0.67
The FID flag is used to determine whether the first or second field of a frame is going to be processed within the scaler
and it is used as trigger condition for the task handling (see bits STRC[1:0] 90H[1:0]).
According to ITU 656, when FID is at logic 0 means first field of a frame. To ease the application, the polarities of the
detection results on the X-port signals and the internal decoder ID can be changed via XFDH.
As the V-sync from the decoder path has a half line timing (due to the interlaced video signal), but the scaler processing
only knows about full lines, during 1st fields from the decoder the line count of the scaler possibly shifts by one line,
opposite V-sync edge or by using the vertical scalers phase offsets. The vertical timing of the decoder can be seen in
Figs 22 and 23.
As the H and V reference events inside the ITU 656 data stream (from X-port) and the real-time reference signals from
the decoder path are processed differently, the trigger events for the input acquisition also have to be programmed
differently.
Table 11
Processing trigger and start
8.3.1.2
Task handling
The task handler controls the switching between the two programming register sets. The main function is controlled by
subaddresses 90H and C0H.
The operational modes of the task handler are controlled by the bits CMOD[80H[7]] and FMOD[9bH[7]].
A task is enabled via the global control bits TEA[80H[4]] and TEB[80H[5]].
The handler is then triggered by events, which can be defined for each register set.
In case of a programming error the task handling and the complete scaler can be reset to the initial states by setting the
software reset bit SWRST[88H[5]] to logic 0. Especially if the programming registers, related acquisition window and
scale are reprogrammed while a task is active, a software reset
MUST
be performed after programming.
Contrary to the disabling/enabling of a task, which is evaluated at the end of a running task, when SWRST is at logic 0
it sets the internal state machines directly to their idle states.
The basic operation of the task handler is strongly orientated on the window definitions, which means, if a starting point
(in terms of XO and YO values) is missed, or the window definition (especially in terms of the (YO + YS) value) is larger
than the input field, the operation is inhibited or incoming video fields are skipped.
To better support non standard input signals and signal sources with varying field lengths (like a VCR in fast
forward/rewind mode), there are now some different operational modes implemented for the task handling.
Field Mode (bit FMOD [9BH[7]])
This is a task specific bit (for flexibility reasons), but normally both tasks should be programmed to the same value.
If the FMOD bit is set to ‘1’ the YO and YS parameters change the meaning.
YO defines the start line and YS the end line (instead of the window length) for the scalers processing window.
DESCRIPTION
XDV1
92H[5]
XDV0
92H[4]
XDH
92H[2]
Internal decoder
: The processing triggers at the reference edge of the V123 pulse
(see Figs 22 (50 Hz) and 23 (60 Hz)), and starts earliest with the rising edge of the
decoder HREF at line number:
falling edge: 4/7 (50/60 Hz, 1st field), resp. 3/6 (50/60 Hz, 2nd field) (decoder count)
rising edge: 2/5 (50/60 Hz, 1st field), resp. 2/5 (50/60 Hz, 2nd field) (decoder count)
External ITU 656 stream
: The processing starts earliest with SAV at line number 23
(50 Hz system), respectively line 20 (60 Hz system) (according to ITU 656 count)
0
0
0
1
0
0
0
0
0
相關(guān)PDF資料
PDF描述
SAA7116 Digital Video to PCI Interface
SAA7116H Video Converter Circuit
SAA7145
SAA7146
SAA7164
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7115AHL/V1 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7115AHL/V1,518 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7115AHL/V1,557 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7115AHL/V1-T 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7115HL/V1 制造商:NXP Semiconductors 功能描述:IC VIDEO DECODR DIGITAL 100