參數(shù)資料
型號: SAA7115
廠商: NXP Semiconductors N.V.
英文描述: PAL/NTSC/SECAM Video Decoder with Adaptive PAL/NTSC Comb Filter, High Performance Scaler, I2C Sliced Data Readback and SQ PIXEL OUTPUT
中文描述: PAL / NTSC制式/ SECAM視頻解碼器,自適應(yīng)PAL / NTSC制式梳狀濾波器,高性能潔牙機(jī),刨切的I2C數(shù)據(jù)回讀和SQ像素輸出
文件頁數(shù): 29/214頁
文件大?。?/td> 732K
代理商: SAA7115
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁
Pemnr
NAeue
Filename:
SAA7115_Datasheet.fm
Confidential - NDA required
page 29
Last edited by H. Lambers
Philips Semiconductors
CS-PD Hamburg
CVIP2
Datasheet
SAA7115
Date:
10/23/01
Version:
0.67
The chrominance low-pass 1 characteristic also influences the grade of cross-luminance reduction during horizontal
colour transients (large chrominance bandwidth means strong suppression of cross-luminance). If the Y-comb filter is
disabled by YCOMB = 0 the filter influences directly the width of the chrominance notch within the luminance path (a
large chrominance bandwidth means wide chrominance notch resulting in a lower luminance bandwidth).
The low-pass filtered signals are fed to the adaptive comb filter block. The chrominance components are separated from
the luminance via a two line vertical stage (four lines for PAL standards) and a decision logic and mixing stage between
VEDG, MEDG, VEDT and CMBT. This block is bypassed for SECAM signals. The comb filter logic can be enabled
independently for the succeeding luminance and chrominance processing by YCOMB (subaddress 09H, bit 6) and/or
CCOMB (subaddress 0EH, bit 0). It is always bypassed during VBI or raw data lines programmable by the LCRn
registers (subaddresses 41H to 57H); see Section 8.4.
The separated C
B
-C
R
components are further processed by a second filter stage (low-pass 2) to modify the chrominance
bandwidth without influencing the luminance path. It’s characteristic is controlled by CHBW (subaddress 10H, bit 3). For
the complete transfer characteristic of low-passes 1 and 2 see Figs 11 and 12.
The SECAM processing (bypassed for QAM standards) contains the following blocks:
Baseband ‘bell’ filters to reconstruct the amplitude and phase equalized 0
°
and 90
°
FM signals
Phase demodulator and differentiator (FM-demodulation)
De-emphasis filter to compensate the pre-emphasized input signal, including frequency offset compensation (DB or
DR white carrier values are subtracted from the signal, controlled by the SECAM switch signal).
The succeeding chrominance gain control block amplifies or attenuates the C
B
-C
R
signal according to the required
ITU 601/656 levels. It is controlled by the output signal from the amplitude detection circuit within the burst processing
block.
The burst processing block provides the feedback loop of the chrominance PLL and contains the following:
Burst gate accumulator
Colour identification and colour killer
Comparison nominal/actual burst amplitude (PAL/NTSC standards only)
Loop filter chrominance gain control (PAL/NTSC standards only)
Loop filter chrominance PLL (only active for PAL/NTSC standards)
PAL/SECAM sequence detection, H/2-switch generation.
The increment generation circuit produces the Discrete Time Oscillator (DTO) increment for both subcarrier generation
blocks. It contains a division by the increment of the line-locked clock generator to create a stable phase-locked sine
signal under all conditions (e.g. for non-standard signals).
The PAL delay line block eliminates crosstalk between the chrominance channels in accordance with the PAL standard
requirements. For NTSC colour standards the delay line can be used as an additional vertical filter. If desired, it can be
switched off by DCVF = 1. It is always disabled during VBI or raw data lines programmable by the LCRn registers
(subaddresses 41H to 57H); see Section 8.4. The embedded line delay is also used for SECAM recombination
(cross-over switches).
The colorstripe burst detector detects partly or fully phase inverted burst according to the Macrovision standard. The
protection level is reported by the status flags COLSTR and TYPE3.
相關(guān)PDF資料
PDF描述
SAA7116 Digital Video to PCI Interface
SAA7116H Video Converter Circuit
SAA7145
SAA7146
SAA7164
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7115AHL/V1 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7115AHL/V1,518 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7115AHL/V1,557 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7115AHL/V1-T 功能描述:視頻 IC 9-BIT VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7115HL/V1 制造商:NXP Semiconductors 功能描述:IC VIDEO DECODR DIGITAL 100