參數(shù)資料
型號: S71PL129JC0BFI9P3
廠商: Spansion Inc.
英文描述: Stacked Multi-Chip Product (MCP) Flash Memory
中文描述: 堆疊式多芯片產(chǎn)品(MCP)的快閃記憶體
文件頁數(shù): 57/149頁
文件大?。?/td> 2693K
代理商: S71PL129JC0BFI9P3
June 4, 2004 S29PL129J_MCP_00_A0
S29PL129J for MCP
57
A d v a n c e I n f o r m a t i o n
During the Embedded Erase algorithm, Data# Polling produces a “0” on DQ7.
When the Embedded Erase algorithm is complete, or if the bank enters the Erase
Suspend mode, Data# Polling produces a “1” on DQ7. The system must provide
an address within any of the sectors selected for erasure to read valid status in-
formation on DQ7.
After an erase command sequence is written, if all sectors selected for erasing
are protected, Data# Polling on DQ7 is active for approximately 400 μs, then the
bank returns to the read mode. If not all selected sectors are protected, the Em-
bedded Erase algorithm erases the unprotected sectors, and ignores the selected
sectors that are protected. However, if the system reads DQ7 at an address within
a protected sector, the status may not be valid.
When the system detects DQ7 has changed from the complement to true data,
it can read valid data at DQ15–DQ0 on the
following
read cycles. Just prior to the
completion of an Embedded Program or Erase operation, DQ7 may change asyn-
chronously with DQ15–DQ0 while Output Enable (OE#) is asserted low. That is,
the device may change from providing status information to valid data on DQ7.
Depending on when the system samples the DQ7 output, it may read the status
or valid data. Even if the device has completed the program or erase operation
and DQ7 has valid data, the data outputs on DQ15–DQ0 may be still invalid. Valid
data on DQ15–DQ0 appears on successive read cycles.
Table 14
shows the outputs for Data# Polling on DQ7. 6 shows the Data# Polling
algorithm.
Figure 18
in
AC Characteristics
shows the Data# Polling timing
diagram.
相關(guān)PDF資料
PDF描述
S71WS-J Stacked Multi-Chip Product (MCP)
S71WS256PD0HF3SR3 1.8 Volt-only x16 Simultaneous Read/Write, Burst Mode Flash Memory with CellularRAM
S71WS256PC0KF3SL2 1.8 Volt-only x16 Simultaneous Read/Write, Burst Mode Flash Memory with CellularRAM
S71WS256PC0KF3SL3 1.8 Volt-only x16 Simultaneous Read/Write, Burst Mode Flash Memory with CellularRAM
S71WS256PC0KF3SR0 1.8 Volt-only x16 Simultaneous Read/Write, Burst Mode Flash Memory with CellularRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S71PL129JC0BFI9U0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory
S71PL129JC0BFI9U2 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory
S71PL129JC0BFI9U3 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory
S71PL129JC0BFI9Z0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory
S71PL129JC0BFI9Z2 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory