- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369993 > pentium III CPU (Intel Corp.) Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器) PDF資料下載
參數(shù)資料
| 型號： | pentium III CPU |
| 廠商： | Intel Corp. |
| 英文描述： | Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器) |
| 中文描述： | 奔騰III處理器在450MHz至1.0GHz的（SC242工作頻率至450MHz到1GHz的奔三處理器的SC242） |
| 文件頁數(shù)： | 99/102頁 |
| 文件大?。?/td> | 920K |
| 代理商： | PENTIUM III CPU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁當(dāng)前第99頁第100頁第101頁第102頁
Datasheet
99
Pentium
III Processor for the SC242 at 450 MHz to 1.0 GHz
RESET#
I
Asserting the RESET# signal resets all processors to known states and invalidates
their L1 and L2 caches without writing back any of their contents. RESET# must
remain active for one microsecond for a “warm” Reset; for a power-on Reset,
RESET# must stay active for at least one millisecond after V
CCCORE
and CLK have
reached their proper specifications. On observing active RESET#, all processor
system bus agents will deassert their outputs within two clocks.
A number of bus signals are sampled at the active-to-inactive transition of RESET#
for power-on configuration. These configuration options are described in the P6
Family of Processors Hardware Developer’s Manual(Order Number 244001) for
details.
The processor may have its outputs tristated via power-on configuration.
Otherwise, if INIT# is sampled active during the active-to-inactive transition of
RESET#, the processor will execute its Built-in Self-Test (BIST). Whether or not
BIST is executed, the processor will begin program execution at the power on
Reset vector (default 0_FFFF_FFF0h). RESET# must connect the appropriate pins
of all processor system bus agents.
RP#
I/O
The RP# (Request Parity) signal is driven by the request initiator, and provides
parity protection on ADS# and REQ[4:0]#. It must connect the appropriate pins of
all processor system bus agents.
A correct parity signal is high if an even number of covered signals are low and low
if an odd number of covered signals are low. This definition allows parity to be high
when all covered signals are high.
RS[2:0]#
I
The RS[2:0]# (Response Status) signals are driven by the response agent (the
agent responsible for completion of the current transaction), and must connect the
appropriate pins of all processor system bus agents.
RSP#
I
The RSP# (Response Parity) signal is driven by the response agent (the agent
responsible for completion of the current transaction) during assertion of RS[2:0]#,
the signals for which RSP# provides parity protection. It must connect the
appropriate pins of all processor system bus agents.
A correct parity signal is high if an even number of covered signals are low and low
if an odd number of covered signals are low. While RS[2:0]# = 000, RSP# is also
high, since this indicates it is not being driven by any agent guaranteeing correct
parity.
SLOTOCC#
O
The SLOTOCC# signal is defined to allow a system design to detect the presence
of a terminator card or processor in a SC242 connector. Combined with the VID
combination of VID[4:0]= 11111 (see
Section 2.6
), a system can determine if a
SC242 connector is occupied, and whether a processor core is present. See the
table below for states and values for determining the type of cartridge in the SC242
connector.
Table 41. Signal Description
(Sheet 6 of 7)
Name
Type
Description
SC242 Occupation Truth Table
Signal
Value
Status
SLOTOCC#
VID[4:0]
0
Anything other
than ‘11111’
Processor with core in SC242 connector.
SLOTOCC#
VID[4:0]
0
11111
Terminator cartridge in SC242 connector
(i.e., no core present).
SLOTOCC#
VID[4:0]
1
Any value
SC242 connector not occupied.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| pentium III processor | 32 bit Processor Mobile Module(32 位帶移動模塊處理器) |
| Pentium OverDrive Processor | Pentium OverDrive Processor With MMX Technology For Pentium Processor-Based System(帶MMX技術(shù)奔騰超速轉(zhuǎn)動處理器) |
| pentium pro processor | Pentium Pro Processor with 1MB L2 Cache at 200MHZ(1兆比特L2高速緩存頻率200兆赫茲處理器) |
| pentium processor with MMX | 32-bit processor with MMX technology(32位帶MMX技術(shù)處理器) |
| pentium processor | 32 Bit Processor With MMX And Mobile Module(32位帶移動模塊和MMX技術(shù)CPU) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。