參數(shù)資料
型號: pentium III CPU
廠商: Intel Corp.
英文描述: Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器)
中文描述: 奔騰III處理器在450MHz至1.0GHz的(SC242工作頻率至450MHz到1GHz的奔三處理器的SC242)
文件頁數(shù): 17/102頁
文件大?。?/td> 920K
代理商: PENTIUM III CPU
Datasheet
17
Pentium
III Processor for the SC242 at 450 MHz to 1.0 GHz
2.2.7
Clock Control
The processor provides the clock signal to the L2 cache. During AutoHALT Power Down and
Stop-Grant states, the processor will process a system bus snoop. The processor will not stop the
clock to the L2 cache during AutoHALT Power Down or Stop-Grant states. Entrance into the Halt/
Grant Snoop state will allow the L2 cache to be snooped, similar to the Normal state.
When the processor is in Sleep and Deep Sleep states, it will not respond to interrupts or snoop
transactions. During the Sleep state, the clock to the L2 cache is not stopped. During the Deep
Sleep state, the clock to the L2 cache is stopped. The clock to the L2 cache will be restarted only
after the internal clocking mechanism for the processor is stable (i.e., the processor has re-entered
Sleep state).
PICCLK should not be removed during the AutoHALT Power Down or Stop-Grant states.
PICCLK can be removed during the Sleep or Deep Sleep states. When transitioning from the Deep
Sleep state to the Sleep state, PICCLK must be restarted with BCLK.
2.3
Power and Ground Pins
For clean on-chip power distribution, Pentium
III
processors have 27 V
CC
(power) and 30 V
SS
(ground) inputs. The 27 V
CC
pins are further divided to provide the different voltage levels to the
components. V
CCCORE
inputs for the processor core and some L2 cache components account for
19 of the V
CC
pins, while 4 V
TT
inputs (1.5 V) are used to provide an AGTL+ termination voltage
to the processor and 3 V
CCL2
/V
CC3.3
inputs (3.3 V) are either used for the off-chip L2 cache
TagRAM and BSRAMs (CPUID 067xh) or for the voltage clamp logic (CPUID 068xh). One V
CC5
pin is provided for use by test equipment and tools. V
CC5
, V
CCL2
/V
CC3.3
, and V
CCCORE
must
remain electrically separated from each other. On the circuit board, all V
CCCORE
pins must be
connected to a voltage island and all V
CCL2
/V
CC3.3
pins must be connected to a separate voltage
island (an island is a portion of a power plane that has been divided, or an entire plane). Similarly,
all V
SS
pins must be connected to a system ground plane.
Note:
The voltage clamp logic acts as a voltage translator between the processor’s 1.5 V tolerant CMOS
signals and the 2.5 V CMOS voltage on the motherboard. This logic is only available with
Pentium
III
processors with CPUID=068xh.
2.4
Decoupling Guidelines
Due to the large number of transistors and high internal clock speeds, the processor is capable of
generating large average current swings between low and full power states. This causes voltages on
power planes to sag below their nominal values if bulk decoupling is not adequate. Care must be
taken in the board design to ensure that the voltage provided to the processor remains within the
specifications listed in
Table 8
. Failure to do so can result in timing violations or a reduced lifetime
of the processor.
相關(guān)PDF資料
PDF描述
pentium III processor 32 bit Processor Mobile Module(32 位帶移動模塊處理器)
Pentium OverDrive Processor Pentium OverDrive Processor With MMX Technology For Pentium Processor-Based System(帶MMX技術(shù)奔騰超速轉(zhuǎn)動處理器)
pentium pro processor Pentium Pro Processor with 1MB L2 Cache at 200MHZ(1兆比特L2高速緩存頻率200兆赫茲處理器)
pentium processor with MMX 32-bit processor with MMX technology(32位帶MMX技術(shù)處理器)
pentium processor 32 Bit Processor With MMX And Mobile Module(32位帶移動模塊和MMX技術(shù)CPU)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P-ENV568K3G3 制造商:Panasonic Industrial Company 功能描述:TUNER
PEO14012 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC
PEO14024 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC
PEO96742 制造商:Delphi Corporation 功能描述:ASM TERM
PEOODO3A 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint