參數(shù)資料
型號(hào)： pentium III CPU
廠商： Intel Corp.
英文描述： Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器)
中文描述： 奔騰III處理器在450MHz至1.0GHz的（SC242工作頻率至450MHz到1GHz的奔三處理器的SC242）
文件頁(yè)數(shù)： 13/102頁(yè)
文件大?。?/td> 920K
代理商： PENTIUM III CPU
Datasheet
13
Pentium
III Processor for the SC242 at 450 MHz to 1.0 GHz
2.0
Electrical Specifications
2.1
Processor System Bus and V
REF
Most Intel
Pentium
III
processor signals use a variation of the low voltage Gunning Transceiver
Logic (GTL) signaling technology.
The Pentium Pro processor system bus specification is similar to the GTL specification, but was
enhanced to provide larger noise margins and reduced ringing. The improvements are
accomplished by increasing the termination voltage level and controlling the edge rates. This
specification is different from the GTL specification, and is referred to as GTL+. For more
information on GTL+ specifications, see the GTL+ buffer specification in the
Pentium
II
Processor Developer’s Manual
(Order Number 243502).
The Pentium
III
processor varies from the Pentium Pro processor in its output buffer
implementation. The buffers that drive the system bus signals on the Pentium
III
processor are
actively driven to V
TT
for one clock cycle after the low to high transition to improve rise times.
These signals should still be considered open-drain and require termination to a supply that
provides the high signal level. Because this specification is different from the GTL+ specification,
it is referred to as AGTL+ in this and other documentation. AGTL+ logic and GTL+ logic are
compatible with each other and may both be used on the same system bus. For more information on
AGTL+ routing, see AP-906,
100 MHz AGTL+ Layout Guidelines for the Pentium
III
Processor
and Intel
440BX AGPset
(Order Number 245086) or the appropriate platform design guide.
AGTL+ inputs use differential receivers which require a reference signal (V
). V
is used by the
receivers to determine if a signal is a logical 0 or a logical 1, and is generated on the S.E.C.C. and
S.E.C.C.2 packages for the processor core. Local V
copies should be generated on the baseboard
for all other devices on the AGTL+ system bus. Termination (usually a resistor at each end of the
signal trace) is used to pull the bus up to the high voltage level and to control reflections on the
transmission line. The processor contains termination resistors that provide termination for one end
of the Pentium
III
processor system bus. These specifications assume another resistor at the end of
each signal trace to ensure adequate signal quality for the AGTL+ signals; see
Table 11
for the bus
termination voltage specifications for AGTL+. Refer to the
Pentium
II Processor Developer’s
Manual
(Order Number 243502) for the GTL+ bus specification. Solutions exist for single-ended
termination as well, though this implementation changes system design.
Figure 2
is a schematic
representation of AGTL+ bus topology with Pentium
III
processors.
The AGTL+ bus depends on incident wave switching. Therefore timing calculations for AGTL+
signals are based on flight time as opposed to capacitive deratings. Analog signal simulation of the
Pentium
III
processor system bus including trace lengths is highly recommended when designing a
system with a heavily loaded AGTL+ bus, especially for systems using a single set of termination
resistors (i.e., those on the processor substrate). Such designs will not match the solution space
allowed for by installation of termination resistors on the baseboard. See Intel’s Developer’s
Website (http://developer.intel.com) to download the
Pentium
III
Processor I/O Buffer Models,
Viewlogic* XTK* model format
(formerly known as QUAD format)
.
相關(guān)PDF資料
PDF描述
pentium III processor 32 bit Processor Mobile Module(32 位帶移動(dòng)模塊處理器)
Pentium OverDrive Processor Pentium OverDrive Processor With MMX Technology For Pentium Processor-Based System(帶MMX技術(shù)奔騰超速轉(zhuǎn)動(dòng)處理器)
pentium pro processor Pentium Pro Processor with 1MB L2 Cache at 200MHZ(1兆比特L2高速緩存頻率200兆赫茲處理器)
pentium processor with MMX 32-bit processor with MMX technology(32位帶MMX技術(shù)處理器)
pentium processor 32 Bit Processor With MMX And Mobile Module(32位帶移動(dòng)模塊和MMX技術(shù)CPU)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P-ENV568K3G3 制造商:Panasonic Industrial Company 功能描述:TUNER
PEO14012 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC
PEO14024 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC
PEO96742 制造商:Delphi Corporation 功能描述:ASM TERM
PEOODO3A 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*