
OctalLIU
TM
PEF 22508 E
Pin Descriptions
Data Sheet
34
Rev. 1.0, 2005-06-02
E3
XPA1
I
PU
General Purpose Input (GPI), port 1
PC(1:2).XPC(3:0) = 1001
b.
The pin is set to input. The state of this input is reflected
in the register bits MFPI.XPA, MFPI.XPB or MFPI.XPC
respectively.
E2
XPB1
I
PU
E3
XPA1
O
–
General Purpose Output High (GPOH), port 1
PC(1:2).XPC(3:0) = 1010
b.
The pin level is set fix to high level.
E2
XPB1
O
–
E3
XPA1
O
–
General Purpose Output Low (GPOL), port 1
PC(1:2).XPC(3:0) = 1011
b.
The pin level is set fix to high level.
E2
XPB1
O
–
E3
XPA1
I
PU
Transmit Data Input Negative (XDIN), port 1
PC(1:2).XPC(3:0) = 1101
b.
Transmit data input negative for dual rail mode on
framer side (LIM3.DRX = 1). Depending on bit
DIC3.RESX latching of data is done with the rising or
falling edge of FCLKX.
E2
XPB1
I
PU
E3
XPA1
I
PU
Transmit Line Tristate, low active, port 1
XLT : PC(1:2).XPC(3:0) = 1110
b.
A low level on this port sets the transmit lines XL1/2 or
XDOP/N into tristate mode. This pin function is logically
ORd with register bit XPM2.XLT.
E2
XPB1
I
PU
F5
F6
XPA2
XPB2
I/O
PU/–
Transmit Multifunction Pins A and B, port 2
Depending on programming of bits PC(1:2).XPC(3:0)
these multifunction ports carry information to the framer
interface or from the framer to the OctalLIU
TM. After
reset the ports are configured to be inputs. With the
selection of the appropriate pin function, the
corresponding input/output configuration is achieved
automatically. Depending on bit DIC3.RESX
latching/transmission of data is done with the rising or
falling edge of FCLKX. If not connected, an internal pull-
up transistor ensures a high input level.
Each input function (TCLK, XDIN, XLT or XLT) may only
be selected once.
Selectable pin functions as described for port 1.
L7
M2
XPA3
XPB3
I/O
PU/–
Transmit Multifunction Pins A and B, port 3
Depending on programming of bits PC(1:2).XPC(3:0)
these multifunction ports carry information to the framer
interface or from the framer to the OctalLIU
TM. After
reset the ports are configured to be inputs. With the
selection of the appropriate pin function, the
corresponding input/output configuration is achieved
automatically. Depending on bit DIC3.RESX
latching/transmission of data is done with the rising or
falling edge of FCLKX. If not connected, an internal pull-
up transistor ensures a high input level.
Each input function (TCLK, XDIN, XLT or XLT) may only
be selected once.
Selectable pin functions as described for port 1.
Table 1
I/O Signals (cont’d)
Pin No. Ball
No.
Name
Pin Type Buffer
Type
Function