- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367733 > P83CL882 (NXP Semiconductors N.V.) 80C51 Ultra Low Power ULP telephony controller PDF資料下載
參數(shù)資料
| 型號： | P83CL882 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 80C51 Ultra Low Power ULP telephony controller |
| 中文描述： | 80C51的超低功耗無鉛汽油電話控制器 |
| 文件頁數(shù)： | 45/88頁 |
| 文件大?。?/td> | 328K |
| 代理商： | P83CL882 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
2001 Jun 19
45
Philips Semiconductors
Product specification
80C51 Ultra Low Power (ULP) telephony controller
P83CL882
6.8
I
2
C-bus serial I/O (master/slave interface)
The I
2
C-bus implements a master/slave I
2
C-bus interface
with integrated shift register, shift timing generation and
slave address recognition. I
2
C-bus standard mode
(100 kHz SCLK) and fast mode (400 kHz SCLK) are
supported. Low speed mode and extended 10-bit
addressing are not supported.
The I
2
C-bus consists of two lines: a data line (SDA) and
a clockline (SCL).TheselinesalsofunctionastheI/O port
lines P1.7 and P1.6 respectively. The system is unique
because data transport, clock generation, address
recognition and bus control arbitration are all controlled by
hardware.
The I
2
C-bus serial I/O has complete autonomy in byte
handling and operates in 4 modes:
Master transmitter
Master receiver
Slave transmitter
Slave receiver.
These functions are controlled by the S1CON register.
S1STA is the Serial Status Register whose contents may
also be used as a vector to various service routines.
S1DAT is the Data Shift Register and S1ADR the Slave
Address Register. Slave address recognition is performed
by on-chip hardware. The block diagram of the I
2
C-bus
serial I/O is shown in Fig.24.
The interface between the CPU and the I
2
C-bus logic,
referred to as ‘SIO1’, is accomplished with four Special
Function Registers (see Table 56):
The I
2
C-bus interface is compliant to the specification as
described in “The I
2
C-bus and how to use it”(ordering
number 9398 393 40011). This document includes also
a detailed description of the I
2
C-bus protocol.
Table 56
I
2
C-bus related SFRs
SFR
DESCRIPTION
SFR ADDRESS
RESET VALUE
S1CON
S1DAT
S1ADR
S1STA
Serial Control Register
Data Shift Register
Address Register
Serial Status Register
D8H
DAH
DBH
D9H
0000 0000
0000 0000
0000 0000
1111 1000
相關PDF資料 |
PDF描述 |
|---|---|
| P83CL883T | TELX microcontrollers for CT0 handset/basestation applications |
| P83CL884T | TELX microcontrollers for CT0 handset/basestation applications |
| P87CL883T | TELX microcontrollers for CT0 handset/basestation applications |
| P87CL884T | TELX microcontrollers for CT0 handset/basestation applications |
| P8503BMG | N-Channel Logic Level Enhancement Mode Field Effect Transistor (Preliminary) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| P83CL882T/001 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 Ultra Low Power ULP telephony controller |
| P83CL883T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:TELX microcontrollers for CT0 handset/basestation applications |
| P83CL883T/XXX | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|SOP|28PIN|PLASTIC |
| P83CL884T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:TELX microcontrollers for CT0 handset/basestation applications |
| P83CL884T/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。