參數(shù)資料
型號(hào): MT90866AG2
廠商: ZARLINK SEMICONDUCTOR INC
元件分類: 路由/交換
英文描述: Flexible 4 K x 2.4 K Channel Digital Switch with H.110 Interface and 2.4 K x 2.4 K Local Switch
中文描述: TELECOM, DIGITAL TIME SWITCH, PBGA344
封裝: 27 X 27 MM, LEAD FREE, PLASTIC, MS-034, BGA-344
文件頁(yè)數(shù): 43/86頁(yè)
文件大?。?/td> 701K
代理商: MT90866AG2
MT90866
Data Sheet
43
Zarlink Semiconductor Inc.
Figure 18 - Detailed DPLL Jitter Transfer Function Diagram
19.4 Frequency Accuracy
Frequency accuracy is defined as the absolute tolerance of an output clock signal when the DPLL is not locked to
an external reference, but is operating in the Freerun Mode. Because the output of the DCO Circuit has only
discrete values, the output frequency of the DPLL has the limited accuracy of 0.03 ppm based upon the design
implementation. In addition, the master clock (C20i) accuracy also directly affects the freerun accuracy. The freerun
accuracy is then, 0.03 ppm plus the master clock accuracy.
19.5 Holdover Frequency Stability
Holdover frequency stability is defined as the maximum fractional frequency offset of an output clock signal when it
is operating using a stored frequency value. For the DPLL, the stored value is determined while the device is in
Normal Mode and locked to an external reference signal. As a result, when the DPLL is in the Normal Mode, the
stability of the master clock (C20i) does not affect the holdover frequency stability because the DPLL will
compensate for master clock changes while in Normal Mode. However, when the DPLL is in the Holdover Mode,
the stability of the master clock does affect the Holdover frequency stability. The holdover frequency stability is
0.07 ppm assuming that the C20i frequency is held constant.
19.6 Locking Range
The locking range is the input frequency range over which the DPLL must be able to pull into synchronization and to
maintain the synchronization. The locking range is defined by the Loop Filter Circuit and is equal to +/- 298 ppm.
Note that the locking range is related to the master clock (C20i). If the master clock is shifted by -100 ppm, the
whole locking range also shifts -100 ppm downwards to be: -398 ppm to 198 ppm.
相關(guān)PDF資料
PDF描述
MT90869 Flexible 16K Digital Switch (F16kDX)
MT90869AG Flexible 16K Digital Switch (F16kDX)
MT90870 Flexible 12 k Digital Switch (F12kDX)
MT90871AV Flexible 8K Digital Switch (F8KDX)
MT90871 Flexible 8K Digital Switch (F8KDX)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90866AL 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:WAN Access Switch
MT90868AG 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 32KX8K/8KX8K/1K X 1K 1.8V/3.3V 466BGA - Trays
MT90868AG2 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 32KX8K/8KX8K/1K X 1K 1.8V/3.3V 466BGA - Trays
MT90869 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Flexible 16K Digital Switch (F16kDX)
MT90869AG 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 16KX16K/8KX8K 1.8V/3.3V 272BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F16KDX 272PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F16KDX 272PBGA