MT90866
Data Sheet
22
Zarlink Semiconductor Inc.
local input to the backplane output. When BTM2 - BTM0 are set to “010”, it is a per-channel variable delay from
backplane input to backplane output.
For the local interface, the variable delay mode can be programmed through the local connection memory low
bits, LTM2 - LTM0. When LTM2 - LTM0 is programmed to “000”, it is a per-channel variable delay from local
input to local output. When LTM2 - LTM0 is set to “010”, it is a per-channel variable delay from backplane input
to local output.
Figure 5 - Block Programming Data in the Connection Memories
9.2 Constant Delay Mode
In this mode, a multiple data memory buffer is used to maintain frame integrity in all switching configurations by
using three pages of Data Memory where a channel written in any of the buffers during frame N is always read out
during frame N+2.
For the backplane interface, when BTM2 - BTM0 is programmed to “001”, it is a per-channel constant delay mode
from local input to backplane output. When BTM2 - BTM0 is programmed to “011”, it is a per-channel constant
delay from backplane input to backplane output.
For the local interface, when LTM2 - LTM0 is programmed to “001”, it is a per-channel constant delay mode from
local input to local output. When LTM2 - LTM0 is set to “011”, it is a per-channel constant delay mode from
backplane input to local output.
10.0 Microprocessor Interface
The MT90866 provides a parallel microprocessor interface for non-multiplexed bus structures. This interface is
compatible with Motorola non-multiplexed bus structure. The required microprocessor signals are the 16-bit data
bus (D15-D0), 14-bit address bus (A13-A0) and 4 control lines (CS, DS, R/W and DTA). See Figure 44, "Motorola
Non-Multiplexed Bus Timing" on page 82 for the Motorola non-multiplexed bus timing.
The MT90866 microprocessor port provides access to the internal registers, the connection and data memories. All
locations provide read/write access except for the Local and Backplane Bit Error Rate registers (LBERR and
BBERR) and Data Memory which can only be read by the users.
10.1 DTA Data Transfer Acknowledgment Pin
The DTA pin of the microprocessor is driven LOW by internal logic to indicate that a data bus transfer is completed.
When the bus cycle ends, this pin switches to the high impedance state. An external pull-up of between 1 K
and
10 K
is required at this output.
7
5
4
3
2
1
0
8
9
10
11
12
13
0
14
15
BBPD1
0
0
0
0
0
0
0
0
0
0
BBPD0 0
0
Backplane Connection Memory (BCM)
7
6
5
4
3
2
1
0
8
9
10
11
12
13
0
14
15
0
0
0
0
0
0
0
0
0
0
0
LBPD1 LBPD0 0
Local Connection Memory Low (LCML)
7
6
5
4
3
2
1
0
8
9
10
11
12
13
0
14
15
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Local Connection Memory High (LCMH)
0
LBPD2
BBPD2