xlviii
MPC850 Integrated Communications Microprocessor Users Manual
MOTOROLA
TABLES
Table
Number
Title
Page
Number
5-12
5-13
5-14
5-15
5-16
5-17
5-18
5-19
5-20
5-21
5-22
5-23
5-24
6-1
6-2
6-3
6-4
6-5
6-6
6-7
6-8
6-9
6-10
6-11
6-12
6-13
6-14
6-15
6-16
6-17
6-18
6-19
6-20
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
7-9
7-10
Branch Instructions..................................................................................................5-16
Condition Register Logical Instructions..................................................................5-16
Trap Instructions......................................................................................................5-17
Move to/from Condition Register Instructions........................................................5-17
Memory Synchronization InstructionsUISA.......................................................5-18
Move from Time Base Instruction...........................................................................5-20
Memory Synchronization InstructionsVEA ........................................................5-20
User-Level Cache Instructions.................................................................................5-22
System Linkage Instructions....................................................................................5-22
Move to/from Machine State Register Instructions.................................................5-22
Move to/from Special-Purpose Register Instructions..............................................5-23
Supervisor-Level Cache Management Instruction...................................................5-23
Translation Lookaside Buffer Management Instructions ........................................5-24
Offset of First Instruction by Exception Type...........................................................6-2
Instruction-Related Exception Detection Order.........................................................6-4
Exception Priority......................................................................................................6-4
Register Settings after a System Reset Interrupt Exception ......................................6-5
Register Settings after a Machine Check Interrupt Exception...................................6-6
Register Settings after an External Interrupt..............................................................6-7
Register Settings after an Alignment Exception........................................................6-8
Register Settings after a Program Exception.............................................................6-9
Register Settings after a Decrementer Exception ....................................................6-10
Register Settings after a System Call Exception......................................................6-11
Register Settings after a Trace Exception................................................................6-11
Register Settings after a Software Emulation Exception.........................................6-12
Register Settings after an Instruction TLB Miss Exception ....................................6-13
Register Settings after a Data TLB Miss Exception................................................6-13
Register Settings after an Instruction TLB Error Exception....................................6-14
Register Settings after a Data TLB Error Exception ...............................................6-14
Register Settings after a Debug Exception ..............................................................6-15
Additional SPRs that Affect MSR Bits....................................................................6-17
Exception Latency ...................................................................................................6-19
Before and After Exceptions....................................................................................6-20
Instruction Cache Control and Status RegisterIC_CST.........................................7-7
Instruction Cache Address RegisterIC_ADR ........................................................7-8
Instruction Cache Data Port RegisterIC_DAT ......................................................7-8
IC_ADR Fields for Cache Read Commands.............................................................7-9
IC_DAT Format when Reading a Tag.......................................................................7-9
Data Cache Control and Status RegisterDC_CST...............................................7-12
Data Cache Address RegisterDC_ADR...............................................................7-14
Data Cache Data Port RegisterDC_DAT.............................................................7-14
DC_ADR Fields for Cache Read Commands..........................................................7-14
DC_DAT Format when Reading a Tag...................................................................7-15