xl
MPC850 Integrated Communications Microprocessor Users Manual
MOTOROLA
ILLUSTRATIONS
Figure
Number
15-62
15-63
15-64
15-65
15-66
15-67
15-68
15-69
15-70
16-1
16-2
16-3
16-4
16-5
16-6
16-7
16-8
16-9
16-10
16-11
16-12
16-13
16-14
16-15
16-16
16-17
16-18
17-1
17-2
17-3
17-4
17-5
17-6
17-7
17-8
17-9
17-10
18-1
18-2
18-3
18-4
18-5
18-6
Title
Page
Number
Optimized DRAM Burst Read Access .....................................................................15-70
EDO DRAM Interface Connection...........................................................................15-71
EDO DRAM Single-Beat Read Access....................................................................15-73
EDO DRAM Single-Beat Write Access...................................................................15-74
EDO DRAM Burst Read Access..............................................................................15-75
EDO DRAM Burst Write Access.............................................................................15-76
EDO DRAM Refresh Cycle (CAS before RAS)......................................................15-77
EDO DRAM Exception Cycle..................................................................................15-78
Blank Work Sheet for a UPM...................................................................................15-79
System with PCMCIA Socket ....................................................................................16-2
Internal DMA Request Logic......................................................................................16-7
PCMCIA Interface Input Pins Register (PIPR)..........................................................16-8
PCMCIA Interface Status Changed Register (PSCR)................................................16-9
PCMCIA Interface Enable Register (PER)...............................................................16-10
PCMCIA Interface General Control Register B (PGCRB) ......................................16-11
PCMCIA Base Register (PBR).................................................................................16-12
PCMCIA Option Register 0D7 (POR0DPOR7).........................................................16-12
PCMCIA Single-Beat Read Cycle PRS = 0 PSST = 1 PSL = 3 PSHT = 1..............16-15
PCMCIA Single-Beat Read Cycle PRS = 0 PSST = 2 PSL = 4 PSHT = 1..............16-16
PCMCIA Single-Beat Read Cycle PRS = 0 PSST = 1 PSL = 3 PSHT = 0..............16-17
PCMCIA Single-Beat Write Cycle PRS = 2 PSST = 1 PSL = 3 PSHT = 1.............16-18
PCMCIA Single-Beat Write Cycle PRS = 3 PSST = 1 PSL = 4 PSHT = 3.............16-19
PCMCIA Single-Beat Write with Wait PRS = 3 PSST = 1 PSL = 3 PSHT = 0 ......16-20
PCMCIA Single-Beat Read with Wait PRS = 3 PSST = 1 PSL = 3 PSHT =1........16-21
PCMCIA I/O Read PPS = 1 PRS = 3 PSST = 1 PSL = 2 PSHT = 0........................16-22
PCMCIA I/O Read PPS = 1 PRS = 3 PSST = 1 PSL = 2 PSHT = 0........................16-23
PCMCIA DMA Read Cycle PRS = 4 PSST = 1 PSL = 3 PSHT = 0 .......................16-24
CPM Block Diagram...................................................................................................17-2
MPC850 Application Design Example.......................................................................17-4
CPM Timer Block Diagram........................................................................................17-5
Timer Cascaded Mode Block Diagram.......................................................................17-7
Timer Global Configuration Register (TGCR)...........................................................17-8
Timer Mode Registers (TMR1DTMR4)......................................................................17-9
Timer Reference Registers (TRR1DTRR4) ..............................................................17-10
Timer Capture Registers (TCR1DTCR4)..................................................................17-10
Timer Counter Registers (TCN1DTCN4).................................................................17-10
Timer Event Registers (TER1DTER4)......................................................................17-11
Communications Processor (CP) Block Diagram.......................................................18-2
RISC Controller Configuration Register (RCCR)......................................................18-4
RISC Microcode Development Support Control Register (RMDS)...........................18-6
CP Command Register (CPCR)..................................................................................18-6
Dual
-
Port RAM Block Diagram...............................................................................18-10
Dual-Port RAM Memory Map..................................................................................18-11